[미국특허]
Anti-reflection structures for CMOS image sensors
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-031/10
H01L-031/112
출원번호
US-0418706
(2012-03-13)
등록번호
US-8716771
(2014-05-06)
발명자
/ 주소
Adkisson, James W.
Ellis-Monaghan, John J.
Gambino, Jeffrey P.
Musante, Charles F.
출원인 / 주소
International Business Machines Corporation
대리인 / 주소
Scully, Scott, Murphy & Presser, P.C.
인용정보
피인용 횟수 :
0인용 특허 :
77
초록▼
Optical structures having an array of protuberances between two layers having different refractive indices are provided. The array of protuberances has vertical and lateral dimensions less than the wavelength range of lights detectable by a photodiode of a CMOS image sensor. The array of protuberanc
Optical structures having an array of protuberances between two layers having different refractive indices are provided. The array of protuberances has vertical and lateral dimensions less than the wavelength range of lights detectable by a photodiode of a CMOS image sensor. The array of protuberances provides high transmission of light with little reflection. The array of protuberances may be provided over a photodiode, in a back-end-of-line interconnect structure, over a lens for a photodiode, on a backside of a photodiode, or on a window of a chip package.
대표청구항▼
1. A semiconductor structure comprising: a photodiode located in a semiconductor layer;a transistor located on said semiconductor layer, wherein a source of said transistor is of integral construction with said photodiode; anda dielectric layer located overlying said photodiode, laterally surroundin
1. A semiconductor structure comprising: a photodiode located in a semiconductor layer;a transistor located on said semiconductor layer, wherein a source of said transistor is of integral construction with said photodiode; anda dielectric layer located overlying said photodiode, laterally surrounding and overlying a gate electrode of said transistor, and comprising a protuberance-containing dielectric portion which overlies said photodiode and includes an array of protuberances, wherein a pitch of said array of protuberances is less than 270 nm. 2. The semiconductor structure of claim 1, further comprising an intermediate dielectric layer vertically abutting said photodiode, said gate electrode, and said dielectric layer. 3. The semiconductor structure of claim 1, wherein said dielectric layer vertically abuts said photodiode and said gate electrode. 4. The semiconductor structure of claim 1, wherein said pitch is a sub-lithographic dimension. 5. The semiconductor structure of claim 1, wherein said dielectric layer further comprises a flat dielectric portion located over said gate electrode and a drain region of said transistor and having a same composition as said protuberance-containing dielectric portion. 6. A semiconductor structure comprising: a photodiode located in a semiconductor layer;a transistor located on said semiconductor layer, wherein a source of said transistor is of integral construction with said photodiode; anda dielectric layer located overlaying said photodiode, laterally surrounding and overlying a gate electrode of said transistor, and comprising a protuberance-containing dielectric portion which overlies said photodiode and includes an array of protuberances, wherein said dielectric layer further comprises a flat dielectric portion located over said gate electrode and a drain region of said transistor and having a same composition as said protuberance-containing dielectric portion, and wherein said flat dielectric portion has a first thickness, and wherein each of said protuberances has a height from a base to an apex, and wherein said protuberance-containing dielectric portion comprises a constant thickness portion abutting each base of said protuberances and having a second thickness, wherein said first thickness is substantially equal to a sum of said second thickness and said height. 7. The semiconductor structure of claim 6, further comprising an intermediate dielectric layer vertically abutting said photodiode, said gate electrode, and said dielectric layer. 8. The semiconductor structure of claim 6, wherein said dielectric layer vertically abuts said photodiode and said gate electrode. 9. The semiconductor structure of claim 6, wherein a pitch of said array of protuberances is less than 270 nm. 10. The semiconductor structure of claim 9, wherein said pitch is a sub-lithographic dimension. 11. A semiconductor structure comprising: a photodiode located in a semiconductor layer;a dielectric material layer containing a lens and located over said photodiode, wherein said lens is located in an optical path of said photodiode; anda protuberance-containing dielectric portion located directly on said dielectric material layer, wherein said protuberance-containing dielectric portion comprises an array of protuberances. 12. The semiconductor structure of claim 11, wherein said lens is a flat-top convex-bottom lens vertically abutting a bottom surface of said protuberance-containing dielectric portion. 13. The semiconductor structure of claim 11, wherein said lens is a convex-top flat-bottom lens embedded in said dielectric material layer and separated from and located underneath said protuberance-containing dielectric portion. 14. The semiconductor structure of claim 11, wherein said protuberance-containing dielectric portion has an interface with an ambient gas or vacuum. 15. The semiconductor structure of claim 11, further comprising a bond pad located in a metal pad area and having an exposed bond pad top surface, wherein dielectric material layer is located above said bond pad outside said metal pad area. 16. The semiconductor structure of claim 11, further comprising a flat dielectric portion having a same composition as, and being of integral construction as, said protuberance-containing dielectric portion, and vertically abutting said dielectric material layer. 17. The semiconductor structure of claim 16, wherein said flat dielectric portion has a first thickness, and wherein each of said protuberances has a height from a base to an apex, and wherein said protuberance-containing dielectric portion comprises a constant thickness portion abutting each base of said protuberances and having a second thickness, wherein said first thickness is substantially equal to a sum of said second thickness and said height.
Woskov Paul P. (Bedford MA) Cohn Daniel R. (Chestnut Hill MA) Titus Charles H. (Newtown Square PA) Wittle J. Kenneth (Chester Springs PA) Surma Jeffrey E. (Kennewick WA), Active radiometer for self-calibrated furnace temperature measurements.
Tennant, William E.; Kozlowski, Lester; Tomasini, Alfredo, Active-passive imager pixel array with small groups of pixels having short common bus lines.
Koyama, Tadashi; Tsunetomo, Keiji, Laser processing method to a glass substrate and an optical diffraction element obtained thereby, and a method for manufacturing optical elements.
Rao Valluri R. ; Greason Jeffrey K. ; Livengood Richard H., Method and apparatus for distributing a clock on the silicon backside of an integrated circuit.
Masso Jon D. (Whitinsville MA) Brennan William D. (Woodstock CT) Rotenberg Don H. (Westboro MA), Method imparting anti-static, anti-reflective properties to ophthalmic lenses.
Harker Alan B. (Thousand Oaks CA) DeNatale Jeffrey F. (Thousand Oaks CA) Hood Patrick J. (Beavercreek OH) Flintoff John F. (Thousand Oaks CA), Method of fabricating of diamond moth-eye surface.
Adkisson, James W.; Ellis-Monaghan, John J.; Gambino, Jeffrey P.; Musante, Charles F., Methods for forming anti-reflection structures for CMOS image sensors.
Pettigrew Robert M. (Foxton GB3) Humberstone Victor C. (Stapleford GB3) Gardner Keith (Trumpington GB3) Longman Robert J. (Coton GB3) Helfet Peter R. (London GB3), Optical data storage medium.
Longman Robert J. (Coton GB2) Helfet Peter R. (London GB2) Storey Philip A. (Thriplow GB2), Pre-formatted moth-eye type optical data storage member and method.
Ema, Taiji; Kojima, Hideyuki; Anezaki, Toru, Semiconductor integrated circuit device having improved punch-through resistance and production method thereof, semiconductor integrated circuit device including a low-voltage transistor and a high-voltage transistor.
Ogawa Chihiro,JPX, Solid state image sensing element improved in sensitivity and production cost, process of fabrication thereof and solid state image sensing device using the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.