Apparatus and methods for communicating with programmable devices
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-003/00
G06F-013/00
출원번호
US-0025680
(2013-09-12)
등록번호
US-8719458
(2014-05-06)
발명자
/ 주소
Xia, Renxin
Joyce, Juju
Prasad, Nitin
Veenstra, Kerry
Duwel, Keith
출원인 / 주소
Altera Corporation
대리인 / 주소
Ropes & Gray LLP
인용정보
피인용 횟수 :
0인용 특허 :
52
초록▼
A circuit arrangement includes a programmable logic device. The programmable logic device includes configuration logic circuitry. The programmable logic device also includes configurable interconnects. The circuit arrangement further includes a storage device configured to provide data to the progra
A circuit arrangement includes a programmable logic device. The programmable logic device includes configuration logic circuitry. The programmable logic device also includes configurable interconnects. The circuit arrangement further includes a storage device configured to provide data to the programmable logic device. The storage device communicates with the programmable logic device via a bi-directional interface.
대표청구항▼
1. A memory interface comprising: a data output signal for providing, from a memory circuit, configuration data for configuring at least one of a first integrated circuit and a second integrated circuit; anda data input signal for providing an operation code from the first integrated circuit to the
1. A memory interface comprising: a data output signal for providing, from a memory circuit, configuration data for configuring at least one of a first integrated circuit and a second integrated circuit; anda data input signal for providing an operation code from the first integrated circuit to the memory circuit, wherein: the first integrated circuit is configured to initiate its configuration by providing the operation code to the memory device via the data input signal of the memory interface, andthe first integrated circuit is configured to initiate configuration of the second integrated circuit by passing a signal to the second integrated circuit. 2. The memory interface of claim 1, wherein a chip enable output of the first integrated circuit couples to a chip enable input of the second integrated circuit and wherein passing a signal to the second integrated circuit comprises asserting a chip enable signal from the chip enable output of the first integrated circuit to the chip enable input of the second integrated circuit. 3. The memory interface of claim 1, wherein the memory interface further comprises a chip enable signal to perform at least one of the group of selecting, deselecting, enabling, and disabling the memory circuit. 4. The memory interface of claim 1, wherein the memory interface further comprises a handshaking signal for indicating availability of the memory circuit to the first integrated circuit. 5. The memory interface of claim 1, wherein the memory interface further comprises a clock signal for providing one or more clock signals from the first integrated circuit to the memory circuit. 6. The memory interface of claim 5, wherein the first integrated circuit provides the one or more clock signals and the operation code to the memory circuit and wherein the memory circuit provides the configuration data to the first integrated circuit in response to the one or more clock signals and the operation code. 7. The memory interface of claim 1, wherein the first integrated circuit passes the signal to the second integrated circuit after the first integrated circuit is configured, such that the second integrated circuit begins to be configured. 8. A method of coupling a first integrated circuit, a second integrated circuit, and a memory circuit via a memory interface, the method comprising: providing, from the memory circuit via the memory interface, configuration data for configuring at least one of the first integrated circuit and the second integrated circuit;providing an operation code via the memory interface data from the first integrated circuit to the memory circuit;initiating the configuration of the first integrated circuit by the first integrated circuit in response to said providing the operation code from the first integrated circuit to the memory device; andinitiating configuration of the second integrated circuit by the first integrated circuit in response to passing a signal from the first integrated circuit to the second integrated circuit. 9. The method of claim 8, wherein said passing the signal from the first integrated circuit to the second integrated circuit comprises asserting a chip enable signal to the second integrated circuit. 10. The method of claim 8, further comprising selecting the memory circuit for communication, via a chip enable signal of the memory interface. 11. The method of claim 8, further comprising providing a handshaking signal from the memory circuit to indicate availability of the memory circuit to the first integrated circuit. 12. The method of claim 8, further comprising providing one or more clock signals from the first integrated circuit to the memory circuit. 13. The method of claim 12, further comprising: providing the one or more clock signals and the operation code from the first integrated circuit to the memory circuit; andproviding the configuration data from the memory circuit to the first integrated circuit in response to the one or more clock signals and the operation code. 14. The method of claim 8, further comprising passing the signal from the first integrated circuit to the second integrated circuit after the first integrated circuit is configured, such that the second integrated circuit begins to be configured. 15. A memory interface comprising: a plurality of data signals for providing, from a memory circuit, configuration data for configuring at least one of a first integrated circuit and a second integrated circuit; anda plurality of address signals for providing an address from the first integrated circuit to the memory circuit, wherein: the first integrated circuit is configured to initiate its configuration by providing the address to the memory device via the plurality of data signals of the memory interface, andthe first integrated circuit is configured to initiate configuration of the second integrated circuit by passing a signal to the second integrated circuit. 16. The memory interface of claim 15, wherein a chip enable output of the first integrated circuit couples to a chip enable input of the second integrated circuit and wherein passing a signal to the second integrated circuit comprises asserting a chip enable signal from the chip enable output of the first integrated circuit to the chip enable input of the second integrated circuit. 17. The memory interface of claim 15, wherein the memory interface further comprises a chip enable signal to perform at least one of the group of selecting, deselecting, enabling, and disabling the memory circuit. 18. The memory interface of claim 15, wherein the first integrated circuit passes the signal to the second integrated circuit after the first integrated circuit is configured, such that the second integrated circuit begins to be configured. 19. The memory interface of claim 15, wherein the first integrated circuit is a programmable logic device. 20. The memory interface of claim 15, wherein during a first time the first integrated circuit acts as a master device of the memory interface, and during a second time the second integrated circuit acts as the master device of the memory interface.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (52)
Turner, John; Berlan, Denis, Apparatus and method for configuring a programmable logic device with a configuration controller operating as an interface to a configuration memory.
Chhor Khushrav S. ; Chang Bo Soon ; Lacey Timothy M., Architecture, circuitry and method for configuring volatile and/or non-volatile memory for programmable logic applications.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Agrawal Om P., Electrically erasable and reprogrammable, nonvolatile integrated storage device with in-system programming and verification (ISPAV) capabilities for supporting in-system reconfiguring of PLD's.
Ramamurthy Srinivas ; Tam Jinglun Eugene ; Gongwer Geoffrey S. ; Fahey ; Jr. James,FRX ; Berger Neal ; Saiki William, Integrated circuit with flag register for block selection of nonvolatile cells for bulk operations.
Aldebert Jeane-Paul,FRX ; Basso Claude,FRX ; Calvignac Jean,FRX ; Chemla Paul,FRX ; Orsatti Daniel,FRX ; Verplanken Fabrice,FRX ; Zunino Jean-Claude,FRX, Method and system for in-site and on-line reprogramming of hardware logics with remote loading in a network device.
Raymond C. Pang ; Jennifer Wong ; Scott O. Frake ; Jane W. Sowards ; Venu M. Kondapalli ; F. Erich Goetting ; Stephen M. Trimberger ; Kameswara K. Rao, Nonvolatile/battery-backed key in PLD.
Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P.; Trynosky, Stephen W.; Lindholm, Jeffrey V.; Bauer, Trevor J., Partial reconfiguration of a programmable logic device using an on-chip processor.
Philips Lieven,BEX ; Vanhoof Jan,BEX ; Wouters Maryse,BEX ; De Wulf Rik,BEX ; Derudder Veerle,BEX ; Van Himbeeck Carl,BEX ; Bolsens Ivo,BEX ; De Man Hugo,BEX ; Gyselinckx Bert,BEX, Programmable modem apparatus for transmitting and receiving digital data, design method and use method for the modem.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Mack Ronald J. (Gilroy CA) Curd Derek R. (San Jose CA) Diba Sholeh (Los Gatos CA) Lee Napoleon W. (Milpitas CA) Rao Kameswara K. (San Jose CA) Statovici Mihai G. (San Jose CA), Reset circuit for a programmable logic device.
Thach-Kinh Le ; Chakravarthy K. Allamsetty ; Carl H. Carmichael ; Arun K. Mandhania ; Donald H. St. Pierre, Jr. ; Conrad A. Theron, System and method for reading data from a programmable logic device.
Wang Bonnie I. ; Sung Chiakang ; Kim In Whan ; Yeung Wayne ; Wang Xiaobao ; Nguyen Khai ; Huang Joseph, Techniques and circuitry for accurately sampling high frequency data signals input to an integrated circuit.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.