[미국특허]
Microchips with an internal hardware firewall protected portion and a network portion with microprocessors which execute shared processing operations with the network
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-015/16
G06F-017/00
출원번호
US-0016149
(2011-01-28)
등록번호
US-8739195
(2014-05-27)
발명자
/ 주소
Ellis, III, Frampton E.
출원인 / 주소
Ellis, III, Frampton E.
대리인 / 주소
DLA Piper LLP US
인용정보
피인용 횟수 :
2인용 특허 :
178
초록▼
A microchip, comprising an internal hardware firewall located between a protected portion of the microchip protected by the internal hardware firewall and a network portion configured to communicate with a network of computers located between the internal hardware firewall and a connection of the mi
A microchip, comprising an internal hardware firewall located between a protected portion of the microchip protected by the internal hardware firewall and a network portion configured to communicate with a network of computers located between the internal hardware firewall and a connection of the microchip to the network. The microchip also includes one or more microprocessors located in the network portion and separate from network communications components; and the microprocessors located in the network portion and the network communications components being separate from the firewall. The firewall is configured by its location to permit unrestricted access by the network to the network portion, and one or more shared processing operations conducted by the microchip with the network are executed at least by one or many microprocessors located in the network portion.
대표청구항▼
1. A microchip configured for a computer, said microchip, comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured
1. A microchip configured for a computer, said microchip, comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured to communicate with a network of computers including the World Wide Web and/or the Internet;network communications components located in said network portion of said microchip; said at least one internal hardware firewall is configured to deny access to said protected portion from communications originating from said network of computers;said network portion of said microchip being located between said at least one internal hardware firewall and a connection of said microchip to said network of computers;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 microprocessors located in said network portion of said microchip; said one or more microprocessors located in said network portion being separate from said network communications components;said one or more microprocessors located in said network portion and said network communications components being separate from said at least one internal hardware firewall;said at least one internal hardware firewall is configured by its location to permit unrestricted access by said network of computers to said network portion of said microchip, andwherein one or more shared processing operations conducted by said microchip with the network of computers is executed by said microchip at least by one or more said microprocessors located in said network portion of the microchip. 2. The microchip of claim 1, further comprising at least one microprocessor located in said protected portion of said microchip; and said at least one microprocessor located in said protected portion is separate from said at least one internal hardware firewall and said at least one internal hardware firewall is also configured to deny access by the network of computers to said at least one microprocessor located in said protected portion. 3. The microchip of claim 2, wherein one said microprocessor includes a master controlling device for the microchip and is located in said protected portion. 4. The microchip of claim 1, wherein at least two or four or six or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 microprocessors are located in said network portion of said microchip and are separate from said at least one internal hardware firewall. 5. The microchip of claim 1, further comprising at least one flash memory component located in said protected portion of the microchip and said at least one flash memory component is separate from said at least one internal hardware firewall. 6. The microchip of claim 1, wherein the microprocessor configured to be a master controlling device of said microchip is located in said protected portion of said microchip. 7. The microchip of claim 1, further comprising a microprocessor configured to be a master controlling device of said computer. 8. A microchip configured for a computer, said microchip comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured to connect to a network of computers;said network portion of said microchip located between said at least one internal hardware firewall and a connection of said computer to said network of computers;at least one graphics component located in said network portion of the microchip;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 processing units located in said network portion of the microchip, and said one or more processing units and said at least one graphics component being separate from each other and are each separate from said at least one internal hardware firewall. 9. The microchip of claim 8, further comprising at least one processing unit located in said protected portion of said microchip; and said at least one processing unit located in said protected portion being separate from said at least one internal hardware firewall, andwherein said at least one internal hardware firewall is also configured to deny access by the network of computers to said at least one processing unit located in said protected portion. 10. The microchip of claim 9, wherein at least one said processing unit located in said protected portion includes a master controlling device for the microchip. 11. The microchip of claim 10, wherein at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 processing units are located in said network portion of said microchip and are separate from said at least one internal hardware firewall. 12. The microchip of claim 8, further comprising at least one network communications component located in said network portion of the microchip and said at least one network communications component is separate from said at least one internal hardware firewall and said at least one graphics component. 13. The microchip of claim 9, further comprising at least one video component located in said network portion of the microchip and said at least one video 14. The microchip of claim 9, further comprising at least one sound component located in said network portion of the microchip and said at least one sound component is separate from said at least one internal hardware firewall and said at least one graphics component. 15. The microchip of claim 9, further comprising at least one flash memory component located in said network portion of the microchip and said at least one flash memory component is separate from said at least one internal hardware firewall and said at least one graphics component. 16. The microchip of claim 8, wherein said at least one internal hardware firewall is configured by its location to permit unrestricted access by said network to said one or more processing units located in said network portion of said microchip, and wherein said microchip is configured to at least perform Internet browsing with the network of computers, and said Internet browsing is executed at least by one or more said processing units located in said network portion of the microchip. 17. The microchip of claim 8, wherein said at least one internal hardware firewall is configured to deny access to at least said protected portion of said microchip from said network. 18. A microchip configured for a computer that is configured for connection to a network of computers, said microchip comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip;said network portion of said microchip being located between said at least one internal hardware firewall and a connection of said computer to said network of computers; one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 processing units of the microchip located in said network portion of said microchip; andsaid one or more processing units located in said network portion are separate from said at least one internal hardware firewallsaid at least one internal hardware firewall is configured to permit unrestricted access by said network of computers to said one or more processing units located in said network portion of said microchip, and wherein said microchip is configured to at least perform Internet browsing with the network of computers, and said Internet browsing is executed at least by one or more said processing units located in said network portion of the microchip. 19. The microchip of claim 18, wherein said browsing is selected from the group consisting of World Wide Web or Internet searching, email and conferencing. 20. The microchip of claim 18, wherein said at least one internal hardware firewall is configured to deny access to at least said protected portion of said microchip from said network. 21. A microchip configured for a computer that is configured for connection to a network of computers, said microchip comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip; said network portion of said microchip being located between said at least one internal hardware firewall and a connection of said computer to said network of computers;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 processing units of the microchip located in said network portion of said microchip; andat least one field programmable gate array; and wherein said one or more processing units are separate from said at least one internal hardware firewallsaid at least one internal hardware firewall is configured to permit unrestricted access by said network of computers to said one or more processing units located in said network portion of said microchip, andwherein one or more shared processing operations conducted by said microchip with the network of computers are executed at least by one or more said processing units located in said network portion of the microchip. 22. The microchip of claim 21, wherein said at least one internal hardware firewall is configured at least in part by said at least one field programmable gate array. 23. The microchip of claim 21, wherein said at least one internal hardware firewall is configured to deny access to at least said protected portion of said microchip from said network. 24. A microchip configured for a computer, said microchip, comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured to communicate with a network of computers including the World Wide Web and/or the Internet;network communications components located in said network portion of said microchip; said at least one internal hardware firewall is configured to deny access to at least said protected portion from communications originating from said network of computers;said network portion of said microchip being located between said at least one internal hardware firewall and a connection of said microchip to said network of computers;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 microprocessors located in said network portion of said microchip; and said one or more microprocessor located in said network portion being separate from said network communications components; said one or more microprocessors located in said network portion and said network communications components being separate from said at least one internal hardware firewall;said at least one internal hardware firewall is configured by its location to permit unrestricted access by said network of computers to said network portion of said microchip, andwherein computer microchip initiates a request to said network of computers for execution of one or more shared processing operations conducted by said microchip with the network of computers that are executed at least by one or more said microprocessors located in said network portion of the microchip. 25. The microchip of claim 24, further comprising a microprocessor configured to be a master controlling device of said microchip. 26. The microchip of claim 24, further comprising a microprocessor configured to be a master controlling device of said microchip located in said protected portion of said microchip. 27. A microchip configured for a computer, said microchip, comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured to connect to a network of computers including the World Wide Web and/or the Internet;a microprocessor configured to be a master controlling device of said microchip;network communications components located in said network portion of said microchip;said at least one internal hardware firewall is configured to deny access to at least said protected portion from communications originating from said network of computers; said network portion of said microchip being located between said at least one internal hardware firewall and a connection of said microchip to said network of computers;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 microprocessors located in said network portion of said microchip; and said one or more microprocessors located in said network portion being separate from said network communications components; said one or more microprocessors located in said network portion and said network communications components being separate from said at least one internal hardware firewall;said at least one internal hardware firewall is configured by its location to permit unrestricted access by said network to said one or more microprocessors located in said network portion of said microchip, andwherein said microchip is configured to perform World Wide Web or Internet browsing with the network of computers and processing performed by the microchip for said World Wide Web or Internet browsing with the network of computers is executed at least by one or more said microprocessors located in said network portion of the microchip. 28. The microchip of claim 27, wherein said browsing is selected from the group consisting of World Wide Web or Internet searching, email and conferencing. 29. The microchip of claim 27, wherein the microprocessor configured to be a master controlling device of said microchip is located in said protected portion of said microchip. 30. A microchip configured for a computer, said microchip, comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured to communicate with a network of computers including the World Wide Web and/or the Internet;network communications components located in said network portion of said microchip; said at least one internal hardware firewall is configured to deny access to at least said protected portion from communications originating from said network of computers;said network portion of said microchip being located between said at least one internal hardware firewall and a connection of microchip to said network of computers;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 microprocessors located in said network portion of said microchip; and said one or more microprocessor located in said network portion being separate from said network communications components; said one or more microprocessors located in said network portion and said network communications components being separate from said at least one internal hardware firewall;said at least one internal hardware firewall is configured by its location to permit unrestricted access by said network of computers to said network portion of said microchip, andwherein said microchip is configured to function as a node in a computer system with many such nodes in which one or more shared processing operations conducted by said microchip with the network of computers are executed at least by one or more said microprocessors located in said network portion of the microchip. 31. The microchip of claim 30, further comprising a microprocessor configured to be a master controlling device of said microchip. 32. The microchip of claim 30, further comprising a microprocessor configured to be a master controlling device of said microchip located in said protected portion of said microchip. 33. A microchip configured for a computer, said microchip, comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured to include network communications components; said at least one internal hardware firewall is configured to deny access to at least said protected portion from communications originating from said network of computers;said network portion of said microchip being located between said at least one internal hardware firewall and a connection of said microchip to said network of computers;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 microprocessors located in said network portion of said microchip; and said one or more microprocessor located in said network portion being separate from said network communications components; said one or more microprocessors located in said network portion and said network communications components being separate from said at least one internal hardware firewall;said at least one internal hardware firewall is configured by its location to permit unrestricted access by said network of computers to said network portion of said microchip, andwherein one or more shared processing operations initiated by said microchip with the network of computers are executed at least by one or more said microprocessors located in said network portion of the microchip. 34. The microchip of claim 33, further comprising a microprocessor configured to be a master controlling device of said microchip. 35. The microchip of claim 33, further comprising a microprocessor configured to be a master controlling device of said microchip located in said protected portion of said microchip. 36. A microchip configured for a computer, said microchip, comprising: at least one internal hardware firewall located between a protected portion of said microchip protected by said at least one internal hardware firewall and a network portion of said microchip, said network portion being configured to communicate with a network of computers including the World Wide Web and/or the Internet;network communications components located in said network portion of said microchip; said at least one internal hardware firewall is configured to deny access to at least said protected portion from communications originating from said network of computers;said network portion of said microchip being located between said at least one internal hardware firewall and a connection of said computer microchip to said network of computers;one or more or at least two or four or eight or 14 or 16 or 32 or 64 or 128 or 256 or 512 or 1024 microprocessors located in said network portion of said computer microchip; and said one or more microprocessor located in said network portion being separate from said hardware network communications components; said one or more microprocessors located in said network portion and said network communications components being separate from said at least one internal hardware firewall;said at least one internal hardware firewall is configured by its location to permit unrestricted access by said network of computers to said network portion of said microchip, andwherein one or more search operations initiated by said microchip with the network of computers are executed at least by one or more said microprocessors located in said network portion of the microchip. 37. The microchip of claim 36, further comprising a microprocessor configured to be a master controlling device of said microchip. 38. The microchip of claim 36, further comprising a microprocessor configured to be a master controlling device of said computer microchip located in said protected portion of said microchip.
Benkeser Donald E. (Naperville IL) Cyr Joseph B. (Aurora IL) Greenberg Albert G. (Millburn NJ) Wright Paul E. (Basking Ridge NJ), Adaptive job scheduling for multiprocessing systems with master and slave processors executing tasks with opposite antic.
Bonneau ; Jr. Walt C. (Missouri City TX) Guttag Karl (Missouri City TX) Gove Robert (Dallas TX), Architecture of a chip having multiple processors and multiple memories.
Russell David S. (Minneapolis MN) Fischer Larry G. (Waseca MN) Wala Philip M. (Waseca MN) Ratliff Charles R. (Crystal Lake IL) Brennan Jeffrey (Waseca MN), Cellular communications system with centralized base stations and distributed antenna units.
Naedel Richard G. (Rockville MD) Harris David B. (Columbia MD) Uehling Mark (Bowie MD), Chassis and personal computer for severe environment embedded applications.
Berkowitz David B. (Palo Alto CA) Hao Ming C. (Los Altos CA) Lieu Hung C. (Santa Clara CA) Snow Franklin D. (Saratoga CA), Collaborative computing system using pseudo server process to allow input from different server processes individually a.
Sumimoto Shinji (Kawasaki JPX), Computer resource distributing method and system for distributing a multiplicity of processes to a plurality of computer.
Passera Anthony ; Thorp John R. ; Beckerle Michael J. ; Zyszkowski Edward S. A., Computer system and computerized method for partitioning data for parallel processing.
Jones Oliver (Andover MA) Deshon Mary (Winthrop MA) Ericsson Staffan (Brookline MA) Flach James (Cave Creek AZ), Computer teleconferencing method and apparatus.
Ellis, III, Frampton E., Computers and microchips with a faraday cage, a side protected by an internal hardware firewall and an unprotected side connected to the internet for network operations, and with internal hardware compartments.
Ellis, III, Frampton E., Computers or microchips with a hardware side protected by a primary internal hardware firewall and an unprotected hardware side connected to a network, and with multiple internal hardware compartments protected by multiple secondary inner hardware firewalls.
Glick James A. (Granite Shoals TX) Graczyk Ronald B. (Round Rock TX) Nurick Albert F. (Austin TX) Fraley Brittain D. (Austin TX), Computing and multimedia entertainment system.
Leung Wing Y. (Cupertino CA) Hsu Fu-Chieh (Saratoga CA), Defect tolerant integrated circuit subsystem for communication between a module and a bus controller in a wafer-scale in.
Morley Richard E. (Greenville NH), Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and met.
Bruckert William F. (Northboro MA) Bissett Thomas D. (Derry NH) Riegelhaupt Norbert H. (Framingham MA), Dual-rail processor with error checking at single rail interfaces.
Rosenberry Steven (Reading PA), Dynamic fault-tolerant parallel processing system for performing an application function with increased efficiency using.
Pian Chao-Kuang (Anaheim CA) Habereder Hans L. (Orange CA), Dynamic task allocation in a multi-processor system employing distributed control processors and distributed arithmetic.
Pezeshki Bardia (Huntington Beach CA) Harris ; Jr. James S. (Stanford CA), Electrostatically tunable optical device and optical interconnect for processors.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Fully scalable parallel processing system having asynchronous SIMD processing.
Nguyen Tam M. (Valhalla NY) Rana Deepak (Yorktown Heights NY) Ruiz Antonio (Yorktown Heights NY) Willner Barry E. (Briarcliff Manor NY), Hybrid digital/analog multimedia hub with dynamically allocated/released channels for video processing and distribution.
Fucito Michele (Meta ITX) Recchia Maruo (Rome ITX) Puglia Silvestro (Pomezia ITX) Mariani Claudio (Rome ITX) Colangeli Giulio (Gerenzano di Roma ITX) Rotunno Antonio (Salerno ITX), Interface unit for dynamically configuring a buffer in different modes to store data transfers based upon different conn.
Guy Charles B. (Hillsboro OR) Cadambi Sudarshan B. (Beaverton OR) Gutmann Michael J. (Portland OR) Bhasker Narjala (Portland OR) Trethewey Jim R. (Beaverton OR) McArdle Brian J. (Beaverton OR), Interrupt distribution scheme for a computer bus.
Wade Jon P. ; Cassiday Daniel R. ; Lordi Robert D. ; Steele ; Jr. Guy Lewis ; St. Pierre Margaret A. ; Wong-Chan Monica C. ; Abuhamdeh Zahi S. ; Douglas David C. ; Ganmukhi Mahesh N. ; Hill Jeffrey V, Massively parallel computer including auxiliary vector processor.
Kessler Richard E. ; Oberlin Steven M. ; Scott Steven L., Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network an.
Bruckert William (Northboro MA) Kovalcin David (Grafton MA) Bissett Thomas D. (Derry NH) Munzer John (Brookline MA) Mazur Dennis (Worcester MA) Mott ; Jr. Peter R. (Worcester MA) Dearth Glenn A. (Hud, Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having.
Ault Donald Fred ; Bender Ernest Scott ; Spiegel Michael Gary, Method and apparatus for creating a security environment for a user task in a client/server system.
Kisor Greg, Method and system including a central computer that assigns tasks to idle workstations using availability schedules and computational capabilities.
Farnworth Warren M. (Boise ID) Duesman Kevin (Boise ID) Heitzeberg Ed (Boise ID), Method for fabricating wafer-scale integration wafers and method for utilizing defective wafer-scale integration wafers.
Rausch Dieter (Karlsruhe DEX), Method for preventing an overload when starting a multicomputer system and multicomputer system for carrying out said me.
Shorter David U. (Lewisville TX), Method for scheduling execution of distributed application programs at preset times in an SNA LU 6.2 network environment.
Harris Jonathan P. (Littleton MA) Leibholz Daniel (Watertown MA) Miller Brad (Westborough MA), Method of dynamically allocating processors in a massively parallel processing system.
Ellis, Frampton E., Method of securely controlling through one or more separate private networks an internet-connected computer having one or more hardware-based inner firewalls or access barriers.
Ellis, Frampton E., Methods of securely controlling through one or more separate private networks an internet-connected computer having one or more hardware-based inner firewalls or access barriers.
Hu Ming K. (Syracuse NY) Jia Yau G. (Nanjing ; Jiangsu CNX), Microprogram-coupled multiple-microprocessor module with 32-bit byte width formed of 8-bit byte width microprocessors.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Knowles Billy Jack ; Rolfe David Bruce, N-dimensional modified hypercube.
Hodge Winston W. (Yorba Linda CA) Taylor Lawrence E. (Anaheim CA), Near-video-on-demand digital video distribution system utilizing asymmetric digital subscriber lines.
Georgiou,Christos J.; Gregurick,Victor L.; Nair,Indira; Salapura,Valentina, Network processor system on chip with bridge coupling protocol converting multiprocessor macro core local bus to peripheral interfaces coupled system bus.
Hinsley Christopher Andrew,GBX, Operating system for use with computer networks incorporating one or more data processors linked together for parallel p.
Chin Danny (Robbinsville NJ) Sauer Donald J. (Allentown NJ) Meyerhofer Dietrich (Princeton NJ) Katsuki Kazuo (Hyogo JPX), Parallel digital processing system using optical interconnection between control sections and data processing sections.
Beatty Harry J. (Clinton Corners NY) Elmendorf Peter C. (Kingston NY) Gillis Roland R. (Ulster Park NY) Pramanick Ira (Wappingers Falls NY), Parallel execution of a complex task partitioned into a plurality of entities.
Beatty Harry John ; Elmendorf Peter Claude ; Gillis Roland Roberto ; Pramanick Ira, Parallel execution of a complex task partitioned into a plurality of entities.
Bahr James E. (Rochester MN) Corrigan Michael J. (Rochester MN) Knipfer Diane L. (Rochester MN) McMahon Lynn A. (Rochester MN) Metzger Charlotte B. (Elgin MN), Process for dispatching tasks among multiple information processors.
Nelson Darul J. ; Noval James V. ; Suarez Ricardo E. ; Aghazadeh Mostafa A., Processor card assembly including a heat sink attachment plate and an EMI/ESD shielding cage.
Gregerson Daniel P. ; Farrell David R. ; Gaitonde Sunil S. ; Ahuja Ratinder P. ; Ramakrishnan Krish ; Shafiq Muhammad ; Wallis Ian F., Scalable distributed computing environment.
Ohta Hiroyuki,JPX ; Miura Hideo,JPX ; Usami Mitsuo,JPX ; Kametani Masatsugu,JPX ; Zen Munetoshi,JPX ; Okamoto Noriaki,JPX, Semiconductor device having plural chips with the sides of the chips in face-to-face contact with each other in the same.
Danahy John J. ; Kinney Daryl F. ; Pulsinelli Gary S. ; Rose Lawrence J. ; Kumar Navaneet, Service-centric monitoring system and method for monitoring of distributed services in a computing network.
Hoover Russell D. (Rochester MN) Willis John C. (Rochester MN) Baldus Donald F. (Mazeppa MN) Ziegler Frederick J. (Rochester MN) Liu Lishing (Pleasantville NY), System and method for empty notification from peer cache units to global storage control unit in a multiprocessor data p.
Teper Jeffrey A. ; Koneru Sudheer ; Mangione Gordon ; Balaz Rudolph ; Contorer Aaron M. ; Chao Lucy, System and method for providing trusted brokering services over a distributed network.
Chasek Norman E. (24 Briar Brae Rd. Stamford CT 06903), System for developing real time economic incentives to encourage efficient use of the resources of a regulated electric.
Leclercq Thierry (Paris FRX) Sallio Patrick (Thorigne-Fouillard FRX), System for management of the usage of data consultations in a telecommunication network.
Choquier Philippe,FRX ; Peyroux Jean-Francios ; Griffin William J., System for on-line service in which gateway computer uses service map which includes loading condition of servers broad.
Baehr Geoffrey G. ; Danielson William ; Lyon Thomas L. ; Mulligan Geoffrey ; Patterson Martin,FRX ; Scott Glenn C. ; Turbyfill Carolyn, System for packet filtering of data packets at a computer network interface.
Shwed Gil,ILX ; Kramer Shlomo,ILX ; Zuk Nir,ILX ; Dogon Gil,ILX ; Ben-Reuven Ehud,ILX, System for securing the flow of and selectively modifying packets in a computer network.
Padgaonkar Ajay J. (Phoenix AZ) Mitra Sumit K. (Tempe AZ), System for single cycle transfer of unmodified data to a next sequentially higher address in a semiconductor memory.
Kraft Reiner ; Lu Qi ; Wisebond Marat, Task distribution processing system and the method for subscribing computers to perform computing tasks during idle time.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.