Voltage regulator integrated with semiconductor chip
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-027/08
H01L-027/11
H01L-029/00
H01L-023/58
H01L-023/48
H01L-023/52
H01L-029/40
출원번호
US-0964015
(2007-12-25)
등록번호
US-8749021
(2014-06-10)
발명자
/ 주소
Lin, Mou-Shiung
Wei, Gu-Yeon
출원인 / 주소
Megit Acquisition Corp.
대리인 / 주소
Seyfarth Shaw LLP
인용정보
피인용 횟수 :
2인용 특허 :
98
초록▼
The present invention reveals a semiconductor chip structure and its application circuit network, wherein the switching voltage regulator or converter is integrated with a semiconductor chip by chip fabrication methods, so that the semiconductor chip has the ability to regulate voltage within a spec
The present invention reveals a semiconductor chip structure and its application circuit network, wherein the switching voltage regulator or converter is integrated with a semiconductor chip by chip fabrication methods, so that the semiconductor chip has the ability to regulate voltage within a specific voltage range. Therefore, when many electrical devices of different working voltages are placed on a Printed Circuit Board (PCB), only a certain number of semiconductor chips need to be constructed. Originally, in order to account for the different demands in voltage, power supply units of different output voltages, or a variety of voltage regulators need to be added. However, using the built-in voltage regulator or converter, the voltage range can be immediately adjusted to that which is needed. This improvement allows for easier control of electrical devices of different working voltages and decreases response time of electrical devices.
대표청구항▼
1. A semiconductor chip comprising: a semiconductor substrate;multiple active devices in said semiconductor substrate;a first dielectric layer coupled to said semiconductor substrate;a conductive structure coupled to said first dielectric layer and said semiconductor substrate, wherein said conducti
1. A semiconductor chip comprising: a semiconductor substrate;multiple active devices in said semiconductor substrate;a first dielectric layer coupled to said semiconductor substrate;a conductive structure coupled to said first dielectric layer and said semiconductor substrate, wherein said conductive structure comprises a first conductive layer and a second conductive layer coupled to said first conductive layer, wherein said first conductive layer and said second conductive layer comprise an inductor within the semiconductor chip;a second dielectric layer between said first and second conductive layers;a passivation layer coupled to said first and second conductive layers and said first and second dielectric layers, wherein said passivation layer comprises a nitride;a discrete capacitor coupled to said passivation layer; anda solder between said discrete capacitor and a contact point of said conductive structure. 2. The semiconductor chip of claim 1, wherein said first conductive layer comprises a copper layer having a thickness between 0.05 and 2 micrometers. 3. The semiconductor chip of claim 1, wherein said nitride has a thickness between 0.3 and 2 micrometers. 4. The semiconductor chip of claim 1, wherein said conductive structure comprises a gold-containing layer coupled to said solder. 5. The semiconductor chip of claim 1, wherein said conductive structure comprises a nickel layer coupled to said solder. 6. The semiconductor chip of claim 1, wherein said conductive structure comprises a copper layer coupled to said solder. 7. The semiconductor chip of claim 1, further comprising a polymer layer coupled to said passivation layer, wherein said inductor and said discrete capacitor are coupled to said polymer layer. 8. The semiconductor chip of claim 1, further comprising a polymer layer coupled to said inductor and said passivation layer, wherein said discrete capacitor is further coupled to said polymer layer. 9. The semiconductor chip of claim 1, wherein said conductive structure has a region configured to be wirebonded thereto. 10. The semiconductor chip of claim 1, wherein said inductor is coupled to said passivation layer. 11. A circuit component comprising: a semiconductor substrate;multiple active devices in said semiconductor substrate;a first dielectric layer coupled to said semiconductor substrate;a conductive structure coupled to said first dielectric layer, wherein said conductive structure comprises a first conductive layer and a second conductive layer coupled to said first conductive layer, wherein said first conductive layer and said second conductive layer comprise an inductor within said circuit component;a second dielectric layer between said first and second conductive layers;a passivation layer coupled to said first and second conductive layers and said first and second dielectric layers, wherein said passivation layer comprises a nitride;a discrete capacitor coupled to said passivation layer; anda solder coupled to said discrete capacitor. 12. The circuit component of claim 11, wherein said first conductive layer comprises a copper layer having a thickness between 0.05 and 2 micrometers. 13. The circuit component of claim 11, wherein said nitride has a thickness between 0.3 and 2 micrometers. 14. The circuit component of claim 11, wherein said conductive structure comprises a gold-containing layer coupled to said solder. 15. The circuit component of claim 11, wherein said conductive structure comprises a nickel layer coupled to said solder. 16. The circuit component of claim 11, wherein said conductive structure comprises a copper layer coupled to said solder. 17. The circuit component of claim 11, further comprising a polymer layer coupled to said passivation layer, wherein said inductor and said discrete capacitor are coupled to said polymer layer. 18. The circuit component of claim 11, further comprising a polymer layer coupled to said inductor and said passivation layer, wherein said discrete capacitor is further coupled to said polymer layer. 19. The circuit component of claim 11, wherein said second conductive layer comprises aluminum. 20. The circuit component of claim 11, wherein said inductor is coupled to said passivation layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (98)
Deepak Gandhi ; Kamal Ramzipoor, Apparatus for deployment of micro-coil using a catheter.
La Duong (San Diego CA) Bouras Carlos E. (Encinitas CA) Meier Mark S. (Encinitas CA) Roetker Thomas J. (San Diego CA), Disposable nozzle assembly for high speed viscous material droplet dispenser.
Nakanishi Keiichirou (Kokubunji JPX) Yamada Minoru (Hanno JPX) Saitoh Tatsuya (Kokubunji JPX) Yamamoto Kazumichi (Kokubunji JPX), Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections betwe.
Feygenson, Anatoly; Kossives, Dean P.; Lotfi, Ashraf W.; Schneemeyer, Lynn F.; Steigerwald, Michael L.; Van Dover, R. Bruce, Integrated circuit having a micromagnetic device and method of manufacture therefor.
Kossives Dean P. ; Lotfi Ashraf W. ; Schneemeyer Lynn F. ; Steigerwald Michael L. ; Van Dover R. Bruce, Integrated circuit having a micromagnetic device including a ferromagnetic core and method of manufacture therefor.
Erdeljac John P. ; Hutter Louis Nicholas ; Khatibzadeh M. Ali ; Arch John Kenneth, Metallization outside protective overcoat for improved capacitors and inductors.
Malladi Deviprasad (Campbell CA) Ansari Shahid S. (Milpitas CA) Bogatin Eric (San Jose CA), Method for direct attachment of an on-chip bypass capacitor in an integrated circuit.
Wojnarowski Robert John ; Rose James Wilson ; Balch Ernest Wayne ; Douglas Leonard Richard ; Downey Evan Taylor ; Gdula Michael, Method for fabricating a thin film inductor.
Yoon, Jun Bo; Han, Chul Hi; Yoon, Eui Sik; Kim, Choong Ki, Method for manufacturing a semiconductor device having a metal layer floating over a substrate.
Zhu Min,SGX ; Shao Kai,SGX ; Chu Shao-Fu Sanford,SGX, Method for reducing substrate capacitive coupling of a thin film inductor by reverse P/N junctions.
Chan, Lap; Chu, Sanford; Ng, Chit Hwei; Pradeep, Yelehanka Ramachandramurthy; Zheng, Jia Zhen, Method of forming a surface coating layer within an opening within a body by atomic layer deposition.
Anatoly Feygenson ; Dean P. Kossives ; Ashraf W. Lotfi ; Lynn F. Schneemeyer ; Michael L. Steigerwald ; R. Bruce Van Dover, Method of making integrated circuit having a micromagnetic device.
Verma, Purakh Raj; Chu, Sanford; Hwei, Chit; Chan, Lap, Method of reducing substrate coupling/noise for radio frequency CMOS (RFCMOS) components in semiconductor technology by backside trench and fill.
Chan Lap ; Chew Johnny Kok Wai,SGX ; Cha Cher Liang,SGX ; Chua Chee Tee,SGX, Method to trap air at the silicon substrate for improving the quality factor of RF inductors in CMOS technology.
Desaigoudar Chan M. (Los Gatos CA) Gupta Suren (San Jose CA), Methods for fabrication of thin film inductors, inductor networks and integration with other passive and active devices.
Jean-Michel Karam FR; Laurent Basteres FR; Ahmed Mhani FR; Catherine Charrier FR; Eric Bouchon FR; Guy Imbert FR; Patrick Martin FR; Fran.cedilla.ois Valentin FR, Microcomponents of the microinductor or microtransformer type and process for fabricating such microcomponents.
Laurent Basteres FR; Ahmed Mhani FR; Fran.cedilla.ois Valentin FR; Jean-Michel Karam FR, Monolithic integrated circuit incorporating an inductive component and process for fabricating such an integrated circuit.
Quinn ; Daniel J. (Carrollton TX) Mulholland Wayne A. (Plano TX) Bond Robert H. (Carrollton TX) Olla Michael A. (Flower Mound TX) Cupples Jerry S. (Carrollton TX) Tsitovsky Ilya L. (Farmers Branch TX, Process of forming integrated circuits with contact pads in a standard array.
Shimoishizaka, Nozomi; Kaino, Kazuyuki; Nakamura, Yoshifumi; Miki, Keiji; Watase, Kazumi; Sahara, Ryuichi, Semiconductor device having an inductor formed on a region of an insulating film.
Wenzel James F. (Austin TX) Chopra Mona A. (Austin TX) Foster Stephen W. (Dripping Springs TX), Semiconductor device having built-in high frequency bypass capacitor.
Yamazaki Toru,JPX, Semiconductor device having inductor element made of first conductive layer of spiral configuration electrically connected to second conductive layer of insular configuration.
Yutaka Aoki JP; Hiroshi Takenaka JP; Ichiro Mihara JP, Semiconductor device which prevents leakage of noise generated in a circuit element forming area and which shields against external electromagnetic noise.
Burghartz Joachim Norbert (Shrub Oak NY) Jenkins Keith Aelwyn (Tarrytown NY) Ponnapalli Saila (Fishkill NY) Soyuer Mehmet (Yorktown Heights NY), Two-level spiral inductor structure having a high inductance to area ratio.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.