A resistive memory device includes a first electrode; a second electrode having a polycrystalline semiconductor layer that includes silicon; a non-crystalline silicon structure provided between the first electrode and the second electrode. The first electrode, second electrode and non-crystalline si
A resistive memory device includes a first electrode; a second electrode having a polycrystalline semiconductor layer that includes silicon; a non-crystalline silicon structure provided between the first electrode and the second electrode. The first electrode, second electrode and non-crystalline silicon structure define a two-terminal resistive memory cell.
대표청구항▼
1. A memory device having a crossbar array, the memory device comprising: a first array of first electrodes extending along a first direction;a second array of second electrodes extending along a second direction, each second electrode comprising a polycrystalline silicon-germanium material layer, w
1. A memory device having a crossbar array, the memory device comprising: a first array of first electrodes extending along a first direction;a second array of second electrodes extending along a second direction, each second electrode comprising a polycrystalline silicon-germanium material layer, wherein an insulating layer separates polycrystalline silicon-germanium material layer of second electrodes of the second array of second electrodes; anda non-crystalline silicon structure provided between the first electrode and the second electrode at an intersection defined by the first array and the second array,wherein the first array of the first electrodes are provided over the non-crystalline silicon structure, and the second array of the second electrodes and the insulating layer are rovided below the non-crystalline silicon structure, andwherein each intersection of the first array and the second array defines a two-terminal resistive memory cell. 2. The memory device of claim 1, wherein the non-crystalline silicon structure includes amorphous silicon. 3. The memory device of claim 1, wherein the first array of the first electrodes includes a metal material selected from a group consisting of: silver (Ag), gold (Au), nickel (Ni), aluminum (Al), chromium (Cr), iron (Fe), manganese (Mn), tungsten (W), vanadium (V) and cobalt (Co). 4. The memory device of claim 1, wherein the polycrystalline silicon-germanium has a concentration within a range of about 60% Ge to about 95% Ge. 5. The memory device of claim 4, wherein the polycrystalline silicon-germanium has a concentration within a range of about 70% Ge to about 80% Ge, and wherein the polycrystalline silicon-germanium is formed by using a deposition temperature within a range of about 450° C. to about 380° C. 6. The memory device of claim 4, wherein the polycrystalline silicon-germanium is deposited at a temperature of about 400° C. 7. The memory device of claim 4, wherein the polycrystalline silicon-germanium is doped with boron with doping concentration is within a range of about 1E20/cm3 to about 5E20/cm3. 8. The memory device of claim 1, wherein each second electrode also comprises a metal material selected from a group consisting of: gold (Au), nickel (Ni), aluminum (Al), chromium (Cr), iron (Fe), manganese (Mn), tungsten (W), vanadium (V), cobalt (Co), platinum (Pt), titanium nitride (TiN). 9. The memory device of claim 1, wherein the two-terminal resistive memory cell is configured to turn ON when a program voltage is applied to the first electrode and turn OFF when an erase voltage is applied to the first electrode, and wherein the two-terminal resistive memory cell is a memory cell that uses a switching medium whose resistance can be controlled by applying electrical signal without ferroelectricity, magnetization or phase change of the switching medium. 10. The memory device of claim 9, wherein the program voltage is within a range of about 1 to about 4 volts and the erase voltage is within a range of about −1 to about −4 volts. 11. The memory device of claim 10, wherein the program voltage is between about 1 volt to about 2 volts and the erase voltage is between about −1 volt to about −2 volts. 12. A resistive memory device, comprising: a first electrode;a second electrode having a polycrystalline semiconductor layer comprising polycrystalline silicon-germanium material layer;an insulating material layer disposed about the polycrystalline silicon-germanium material layer, the insulating material exposing a surface of the polycrystalline silicon-germanium material layer;a non-crystalline silicon structure provided between the first electrode and the second electrode, wherein the non-crystalline silicon structure contacts at least a portion of the surface of the polycrystalline silicon-germanium material layer and at least a portion of the insulating material layer,wherein the first electrode, second electrode and non-crystalline silicon structure define a two-terminal resistive memory cell. 13. The memory device of claim 12, wherein the non-crystalline silicon structure includes amorphous silicon. 14. The memory device of claim 12, wherein the first electrode includes a metal material selected from a group consisting of: silver, (Ag), gold (Au), nickel (Ni), aluminum (Al), chromium (Cr), iron (Fe), manganese (Mn), tungsten (W), vanadium (V) and cobalt (Co). 15. The memory device of claim 12, wherein the polycrystalline silicon-germanium has a concentration within a range of about 60% Ge to about 95% Ge. 16. The memory device of claim 12, wherein the polycrystalline silicon-germanium has a concentration within a range of about 70% Ge to about 80% Ge, and wherein the polycrystalline silicon-germanium is formed by using a deposition temperature within a range of about 450° C. to about 380° C. 17. The memory device of claim 12, wherein the polycrystalline silicon-germanium is formed by using a deposition temperature of about 400° C. 18. A method for fabricating a resistive memory device, the method comprising: providing a substrate comprising a plurality of CMOS devices;forming a bottom electrode over the substrate, the bottom electrode including a p-type polycrystalline silicon-germanium layer wherein the bottom electrode comprises a nanostructure ;forming an insulating layer about the silicon-germanium layer, exposing a top surface of the silicon-germanium layer;forming a switching medium over at least a portion of the top surface of the silicon-germanium layer and the insulating layer, the switching medium over the top surface of the silicon-germanium layer defining a region wherein a filament is to be formed when a program voltage is applied; andforming a top electrode over the switching medium, the top electrode configured to provide at least part of metal particles needed to form the filament in the region defined in the switching medium. 19. The method of claim 18, wherein the forming the insulating layer comprises: depositing the insulating layer above the top surface of the silicon-germanium layer and about the silicon-germanium layer; andplanarizing the insulating layer to expose the top surface of the bottom electrode. 20. The method of claim 18, wherein forming the switching medium comprises: disposing an amorphous silicon layer to a thickness within a range of about 2 nm to about 30 nm over the portion of the silicon-germanium layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (117)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.