$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Homogeneous recovery in a redundant memory system 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/00
출원번호 US-0792933 (2013-03-11)
등록번호 US-8769335 (2014-07-01)
발명자 / 주소
  • Gower, Kevin C.
  • Lastras-Montano, Luis A.
  • Meaney, Patrick J.
  • Papazova, Vesselina K.
  • Stephens, Eldee
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Cantor Colburn LLP
인용정보 피인용 횟수 : 3  인용 특허 : 58

초록

A computer implemented method for providing homogeneous recovery in a redundant memory system. The method includes receiving a notification that a memory channel has failed, where the memory channel is one of a plurality of memory channels in a memory system. New operations are blocked from starting

대표청구항

1. A computer implemented method for performing recovery, the method comprising: receiving a notification that a memory channel has failed, the memory channel one of a plurality of memory channels in a memory system;preventing new operations from starting on the memory channels based on the notifica

이 특허에 인용된 특허 (58)

  1. Huber, Harold Steven; Perez, Miguel Angel; Reed, David Charles; Smith, Max Douglas, Apparatus, system, and method for multi-address space tracing.
  2. Alves, Luiz C.; Lastras-Montano, Luis A.; Meaney, Patrick J.; Stephens, Eldee; Trager, Barry M., Correcting memory device and memory channel failures in the presence of known memory device failures.
  3. Davis, Henry A., DSP bus monitoring apparatus and method.
  4. Fukushima, Yukio; Katoh, Katsuhiko; Kobayashi, Shunsuke; Kuroda, Takashi; Nakagawa, Yuzo; Sai, Fuminori; Shimono, Emi; Tamura, Tetsuya; Ueda, Tetsuo, Data storage apparatus, read data processor, and read data processing method.
  5. Timothy Jay Dell ; Mark William Kellogg, Dynamic configuration of memory module using presence detect data.
  6. Nakamura Takahiko (Kanagawa JPX) Yoshida Hideo (Kanagawa JPX), Error correcting decoder and error correction decoding method.
  7. Fujita Hachiro,JPX ; Nakamura Takahiko,JPX ; Yoshida Hideo,JPX, Error correcting decoding apparatus of extended Reed-Solomon code, and error correcting apparatus of singly or doubly extended Reed-Solomon codes.
  8. Alves, Luiz C.; Gower, Kevin C.; Lastras-Montano, Luis A.; Meaney, Patrick J.; Stephens, Eldee, Error correction and detection in a redundant memory system.
  9. Zook Christopher P. ; Glover Neal ; Schadegg ; Jr. John J., Error correction method and apparatus.
  10. Majni,Tim; Piccirillo,Gary J.; MacLaren,John M.; Lester,Robert A.; Larson,John E.; Johnson,Jerome J.; Clark,Benjamin H.; Ferguson,Patrick L.; Tavallaei,Siamak; Autor,Jeffrey S.; Post,Christian H.; Fink,Dan; Galloway,Jeffery; Roscoe,Bret D., Error indication in a raid memory system.
  11. Hans-Werner Knefel DE, Error recognition in a storage system.
  12. Olarig,Sompong P., Fail-over of multiple memory blocks in multiple memory modules in computer system.
  13. Resnick, David R., Failure recovery memory devices and methods.
  14. Rodi, Eugene A., Familial correction with non-familial double bit error detection for directory storage.
  15. Hess Richard F. (Glendale AZ) Liebel Kurt A. (Phoenix AZ) Yount Larry J. (Phoenix AZ), Fault recovery mechanism, transparent to digital system function.
  16. Katzman James A. (San Jose CA) Bartlett Joel F. (Palo Alto CA) Bixler Richard M. (Sunnyvale CA) Davidow William H. (Atherton CA) Despotakis John A. (Pleasanton CA) Graziano Peter J. (Los Altos CA) Gr, Fault-tolerant multiprocessor system.
  17. Gower, Kevin C.; Gower, Lisa C.; Lastras-Montano, Luis A.; Meaney, Patrick J.; Papazova, Vesselina K.; Stephens, Eldee, Heterogeneous recovery in a redundant memory system.
  18. Groudan Alan I. (Harrington Park NJ) Pitt Garry E. (Towaco NJ) Barnes Lell E. (North Caldwell NJ), High reliability memory.
  19. Nakatsuji Fumio,JPX ; Hashimoto Yuichi,JPX, High-speed error correcting apparatus with efficient data transfer.
  20. Johnson, Jerome J.; MacLaren, John M.; Lester, Robert A.; Larson, John E.; Piccirillo, Gary J.; Post, Christian H.; Galloway, Jeffery; Lai, Ho M.; Anand, Anisha; Rose, Eric, Hot-upgrade/hot-add memory.
  21. Kimura Takemi (Kawasaki JPX) Hatta Masahiro (Kawasaki JPX) Egawa Hiroyuki (Kawasaki JPX) Takakusagi Akira (Kawasaki JPX), I/O interface control method and data processing equipment which completes I/O operation in execution when abnormal stat.
  22. Banks,David Murray; Jedwab,Jonathan; Davis,James A, Identifying uncorrectable codewords in a Reed-Solomon decoder for errors and erasures.
  23. Fry, Richard E.; Gollub, Marc A.; Retter, Eric E.; Wright, Kenneth L., Implementing enhanced memory reliability using memory scrub operations.
  24. Santeler,Paul A.; Jansen,Kenneth A.; Olarig,Sompong P., Main memory controller adapted to correct corrupted data by xoring corrupted data to directly generate correct data.
  25. Takizawa Makoto (328 Kamiasao ; Asao-ku Kawasaki JPX) Iwase Taira (1-5 ; Shirayuki-So ; 92 Akutsu ; Takatsu-ku Kawasaki JPX) Asano Masamichi (45-7-308 ; Denenchofuhoncho ; Oota-ku Tokyo JPX) Arime Ya, Mask ROM with spare memory cells.
  26. Fuoco Daniel P. (Boca Raton FL) Herring Christopher M. (Essex Junction VT) Kellogg Mark W. (Essex Junction VT) Lenta Jorge E. (Boca Raton FL), Memory card, computer system and method of operation for differentiating the use of read-modify-write cycles in operatin.
  27. Ferris Andrew T. (Bristol GBX) Work Gordon S. (Warrington GBX), Memory circuit capable of replacing a faulty column with a spare column.
  28. Lester, Robert A.; MacLaren, John M.; Ferguson, Patrick L.; Larson, John E., Memory data verify operation.
  29. Walker, William J.; MacLaren, John M., Memory sub-system error cleansing.
  30. Abe, Takashi, Memory system having a hot-swap function.
  31. Cypher, Robert E., Memory/Transmission medium failure handling controller and method.
  32. Nguyen Hung C. ; Hospodor Andrew D., Method and apparatus to protect data within a disk drive buffer.
  33. Hsieh,Chen Hui; Chen,Kun Lung; Chung,Shine Chien; Grigoriev,Grigori, Method and system for improving reliability of memory device.
  34. Elko David A. (Poughkeepsie NY) Goldrian Gottfried A. (Boeblingen DEX) Goss Steven N. (Lake Katrine NY) Gregg Thomas A. (Highland NY) Helffrich Audrey A. (Poughkeepsie NY) Verdibello ; Jr. Ambrose A., Multi channel inter-processor coupling facility processing received commands stored in memory absent status error of cha.
  35. Patel Rajiv N. (San Jose CA) Malamy Adam (Winchester MA), Multiple bank column redundancy intialization controller for cache RAM.
  36. Chan, Johnny Kang-wing, PCI error resilience.
  37. Divivier Robert James (San Jose CA) Nemirovsky Mario (San Jose CA), Pipelined processor with two tier prefetch buffer structure and method with bypass.
  38. Hitz,David; Malcolm,Michael; Lau,James; Rakitzis,Byron, Providing parity in a RAID sub-system using non-volatile memory.
  39. Thayer,Larry; Rentschler,Eric McCutcheon; Tayler,Michael Kennard, RAID memory system.
  40. Alves, Luiz C.; Lastras-Montano, Luis A.; Meaney, Patrick J.; Stephens, Eldee; Trager, Barry M., RAIM system using decoding of virtual ECC.
  41. Thomann, Mark R.; Morzano, Christopher K.; Li, Wen, Read/write timing calibration of a memory array using a row or a redundant row.
  42. Cranford, Jr.,Hayden C.; Norman,Vernon R.; Schmatz,Martin, Receiver for clock and data recovery and method for calibrating sampling phases in a receiver for clock and data recovery.
  43. Gaskins Darius D. (Austin TX) Parks Terry J. (Round Rock TX), Redundant memory channel array configuration with data striping and error correction capabilities.
  44. Smith,Teoman; Fu,Xiongijian; Tao,Arthur; Dalia,Apurva F.; Beher,Mukeshkumar, Removal of stale information.
  45. Michael B. Raynham, Self-healing memory.
  46. Kudo Jun (Nara JPX) Ashida Tsutomu (Yamatokoriyama JPX), Semiconductor memory device with redundancy structure and process of repairing same.
  47. Kushida,Keiichi, Semiconductor memory including error correction function.
  48. Dell Timothy J. (Colchester VT) Farah Lina S. (Burlington VT) Feng George C. (Essex Junction VT) Kellogg Mark W. (Essex Junction VT), Synchronous memory packaged in single/dual in-line memory module and method of fabrication.
  49. Nerl,John A.; Pomaranski,Ken; Gostin,Gary; Walton,Andrew; Soper,David, System and method for applying error correction code (ECC) erasure mode and clearing recorded information from a page deallocation table.
  50. Lary Richard F. (Colorado Springs CO), System and method for calculating RAID 6 check codes.
  51. Williams,Robert A., System and method for communicating image data using error correction coding.
  52. O'Connor, James A.; Lastras-Montano, Luis A.; Alves, Luis C.; Clarke, William J.; Dell, Timothy J.; Dewkett, Thomas J.; Gower, Kevin C., System and method for error correction and detection in a memory system.
  53. Wygodny Shlomo,ILX ; Barboy Dmitry,ILX ; Prouss Georgi,UAX ; Vorobey Anatoly,ILX, System and method for monitoring and analyzing the execution of computer programs.
  54. Erdmann,Michael, System and method for re-routing signals between memory system components.
  55. Ali Khan,Khasid M.; Bak,Boris M.; Aiken,Craig A.; Widjaja,Tony, System and method for real-time processing of nondeterministic captured data events.
  56. Brueggen,Christopher M., Systems and methods for providing error correction code testing functionality.
  57. Cavanagh, Edward T.; Entezari, Mehdi, Uncorrectable data error containment systems and methods.
  58. Skaanning, Claus; Suermondt, Henri Jacques; Jensen, Finn Verner, Validation of probabilistic troubleshooters and diagnostic system.

이 특허를 인용한 특허 (3)

  1. Gilda, Glenn D.; Meaney, Patrick J.; Papazova, Vesselina K.; Dodson, John S., Reestablishing synchronization in a memory system.
  2. Gilda, Glenn D.; Meaney, Patrick J.; Papazova, Vesselina K.; Dodson, John S., Reestablishing synchronization in a memory system.
  3. Gilda, Glenn D.; Meaney, Patrick J.; Papazova, Vesselina K.; Dodson, John S., Reestablishing synchronization in a memory system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로