Method for preparing thin GaN layers by implantation and recycling of a starting substrate
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/30
H01L-021/46
출원번호
US-0518198
(2007-12-18)
등록번호
US-8778775
(2014-07-15)
우선권정보
FR-06 55664 (2006-12-19)
국제출원번호
PCT/FR2007/002100
(2007-12-18)
§371/§102 date
20090608
(20090608)
국제공개번호
WO2008/093008
(2008-08-07)
발명자
/ 주소
Tauzin, Aurélie
Dechamp, Jérôme
Mazen, Frédéric
Madeira, Florence
출원인 / 주소
Commissariat a l'Energie Atomique
대리인 / 주소
Brinks Gilson & Lione
인용정보
피인용 횟수 :
2인용 특허 :
207
초록▼
A method for preparing a thin layer of GaN from a starting substrate in which at least one thick surface area extending along a free face of the starting substrate includes GaN, where the method includes bombarding the free face of the substrate with helium and hydrogen atoms, the helium being impla
A method for preparing a thin layer of GaN from a starting substrate in which at least one thick surface area extending along a free face of the starting substrate includes GaN, where the method includes bombarding the free face of the substrate with helium and hydrogen atoms, the helium being implanted first into the thickness of the thick surface area and the hydrogen being implanted thereafter, and where the helium and hydrogen doses each vary between 1.1017 atoms/cm2 and 4.1017 atoms/cm2. The starting substrate is subjected to a rupture process in order to induce the separation, relative to a residue of the starting substrate, of the entire portion of the thick area located between the free face and the helium and hydrogen implantation depth. The helium is advantageously implanted in a dose at least equal to that of hydrogen, and can also be implanted alone.
대표청구항▼
1. A method of fabrication of a thin layer of GaN from a starting substrate of which at least a thick surface area along a free face of the starting substrate comprises GaN, the method comprising the following steps: bombarding the free face of the starting substrate with helium ions and hydrogen io
1. A method of fabrication of a thin layer of GaN from a starting substrate of which at least a thick surface area along a free face of the starting substrate comprises GaN, the method comprising the following steps: bombarding the free face of the starting substrate with helium ions and hydrogen ions, wherein the helium ions are implanted first in the thick surface area and the hydrogen ions are implanted second, and wherein implantation doses of the helium ions and the hydrogen ions each range between 1.1017 atoms/cm2 and 4.1017 atoms/cm2; andapplying a fracture treatment to the starting substrate adapted to cause a detachment of the thick surface area between the free face and an implantation depth of the helium ions and of the hydrogen ions from a remainder of the starting substrate. 2. The method according to claim 1, wherein the implantation dose of the helium ions is at least equal to the implantation dose of the hydrogen ions. 3. The method according to claim 1 or claim 2, further comprising recycling the remainder of the starting substrate after applying the fracture treatment. 4. The method according to claim 3, further comprising treating the remainder of the starting substrate, before its recycling, comprising at most one polishing of at most 1 micron thickness. 5. The method according to claim 1, further comprising bringing the starting substrate into intimate contact with a host substrate via the free face before applying the fracture treatment. 6. The method according to claim 5, bringing the starting substrate into intimate contact comprises molecular bonding. 7. The method according to claim 5 or claim 6, further comprising depositing at least one layer on the free surface of the starting substrate before bringing the starting substrate into intimate contact with the host substrate. 8. The method according to claim 5 further comprising applying the fracture treatment by applying an embrittlement treatment including a heat treatment to the starting substrate before bringing the starting substrate into intimate contact with the host substrate, and wherein the heat treatment corresponds to at least 85% of the thermo-mechanical budget necessary for obtaining the fracture of the starting substrate at the implantation depth of the hydrogen ions, the method further comprising applying a residual fracture treatment after bringing the starting substrate into intimate contact with the host substrate. 9. The method according to claim 8, wherein applying the embrittlement treatment further comprises depositing a layer in vapor form. 10. The method according to claim 8 or claim 9, wherein applying the embrittlement treatment further comprises applying mechanical stresses. 11. The method according to claim 8, wherein applying the embrittlement treatment comprises applying the heat treatment at a temperature of at most 400° C. 12. The method according to claim 8, wherein applying the embrittlement treatment furnishes a thermo-mechanical budget of at least 95% of the thermo-mechanical budget necessary to obtain the detachment of the thick surface area. 13. The method according to claim 8, wherein applying the residual fracture treatment includes applying a heat treatment. 14. The method according to claim 13, wherein applying the residual fracture treatment comprises applying the heat treatment at a temperature at most 250° C. 15. The method according to claim 8, wherein applying the residual fracture treatment includes applying mechanical stresses. 16. The method according to claim 15, wherein applying the residual fracture treatment comprises applying the treatment at room temperature. 17. The method according to claim 15 or claim 16, wherein applying the residual fracture treatment includes applying an ultrasound treatment. 18. The method according to claim 15 or claim 16, wherein applying the residual fracture treatment includes the applying microwaves. 19. The method according to claim 1, wherein helium ion implantation dose ranges between 1.1017 and 2.1017 He+/cm2. 20. The method according to claim 1, wherein the hydrogen ion implantation dose ranges between 1.1017 and 2.1017 H+/cm2. 21. The method according to claim 1, wherein a cumulative implantation dose is between approximately 3.1017 atoms/cm2 and 4.5 1017 atoms/cm2. 22. The method according to claim 1, wherein an implantation energy of the helium ion implantation is greater than an implantation energy of the hydrogen ion implantation. 23. The method according to claim 1, wherein an implantation energy of the helium ions is between 90 keV and 210 keV and an implantation energy of the hydrogen ions is between 60 keV and 120 keV. 24. The method according to claim 1, further comprising applying a finishing heat treatment for perfecting the detachment of all the thin layer, including in any non-bonded areas.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (207)
Pankove ; Jacques I., Apparatus and method for maskless ion implantation.
Doyle Brian ; Yu Quat T. ; Yau Leopoldo D., Capping layer in interconnect system and method for bonding the capping layer onto the interconnect system.
Aaron Dean Hale ; Michael Walk ; David G. Figueroa ; Joan K. Vrtis ; Toshimi Kohmura JP, Electronic package having embedded capacitors and method of fabrication therefor.
Phillips Richard J. (Billerica MA) Glicksman Leon R. (Lynnfield MA) Larson Ralph (Bolton MA), Forced-convection, liquid-cooled, microchannel heat sinks.
Pease Roger F. (Stanford CA) Tuckerman David B. (Stanford CA) Swanson Richard M. (Los Altos CA), Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like.
Ellenberger Charles E. (Elko NV) Bower George L. (Elko NV) Snow William R. (Sunnyvale CA), Independently variably controlled pulsed R.F. plasma chemical vapor processing.
Farcy, Alexis; Coronel, Philippe; Ancey, Pascal; Torres, Joaquin, Integrated circuit comprising an auxiliary component, for example a passive component or a microelectromechanical system, placed above an electronic chip, and the corresponding fabrication process.
Kikuchi Hiroaki,JPX ; Hamajima Tomohiro,JPX, Laminated substrate fabricated from semiconductor wafers bonded to each other without contact between insulating layer and semiconductor layer and process of fabrication thereof.
Fan John C. C. (Chestnut Hill MA) Dingle Brenda (Mansfield MA) Shastry Shambhu (Franklin MA) Spitzer Mark B. (Sharon MA) McClelland Robert W. (Norwell MA), Light emitting diode bars and arrays and method of making same.
Rouse George V. (Indialantic FL) Reinecke Paul S. (Indialantic FL) McLachlan Craig J. (Melbourne Beach FL), Manufacturing ultra-thin wafer using a handle wafer.
Beilstein ; Jr. Kenneth E. (Essex Junction VT) Bertin Claude L. (South Burlington VT) Cronin John E. (Milton VT) Howell Wayne J. (Williston VT) Leas James M. (South Burlington VT) Perlman David J. (W, Method and workpiece for connecting a thin layer to a monolithic electronic module\s surface and associated module packa.
Moriceau, Hubert; Aspar, Bernard; Jalaguier, Eric; Letertre, Fabrice, Method for making a stacked comprising a thin film adhering to a target substrate.
Chan Kevin Kok ; D'Emic Christopher Peter ; Jones Erin Catherine ; Solomon Paul Michael ; Tiwari Sandip, Method for making bonded metal back-plane substrates.
Kub, Francis J.; Hobart, Karl D., Method for making pyroelectric, electro-optical and decoupling capacitors using thin film transfer and hydrogen ion splitting techniques.
Kloucek Franz (Wettingen CHX) Larsson Per-Olof (Nussbaumen CHX) Vogt Ernst (Remigen CHX), Method for manufacturing a laminar bond and apparatus for conducting the method.
Kamijo Hiroyuki (Yokohama JPX) Mikata Yuuichi (Kawasaki JPX), Method for manufacturing a semiconductor device and suppressing the generation of bulk microdefects near the substrate s.
Bruel Michel,FRX ; Aspar Bernard,FRX, Method for obtaining a thin film in particular semiconductor, comprising a protected ion zone and involving an ion implantation.
Hubler Graham K. (Alexandria VA) Donovan Edward P. (Annandale VA) Van Vechten Deborah (Baltimore MD), Method for producing substoichiometric silicon nitride of preselected proportions.
Gorowitz Bernard (Clifton Park NY) Saia Richard J. (Schenectady NY) Durocher Kevin M. (Waterford NY), Method for protecting gallium arsenide mmic air bridge structures.
Eisele Dieter (Lampertheim DEX) Pape Jrgen (Brstadt DEX) Hochhut Armin (Brstadt DEX), Method for the production of a disk-shaped silicon semiconductor component with negative beveling.
Gosele Ulrich,DEX, Method for the releasable bonding and subsequent separation of reversibly bonded and polished wafers and also a wafer structure and wafer.
Moriceau, Hubert; Bruel, Michel; Aspar, Bernard; Maleville, Christophe, Method for transferring a thin film comprising a step of generating inclusions.
Shimada Yasuhiro,JPX ; Yamazaki Takeo,JPX, Method of forming a projection having a micro-aperture, projection formed thereby, probe having such a projection and information processor comprising such a probe.
Brown Dale M. (Schenectady NY) Vosburgh Kirby G. (Schenectady NY), Method of making integrated circuits utilizing ion implantation and selective epitaxial growth.
Osawa Akihiko (Tokyo JPX) Baba Yoshiro (Yokohama JPX) Kitagawa Mitsuhiko (Tokyo JPX) Tsunoda Tetsujiro (Fujisawa JPX), Method of manufacturing a semiconductor device by forming at least three regions of different lifetimes of carriers at d.
Beyer Klaus D. (Poughkeepsie NY) Hsu Louis L. (Fishkill NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasane Valley NY), Method of producing a thin silicon-on-insulator layer.
Godbey David J. (Bethesda MD) Hughes Harold L. (West River MD) Kub Francis J. (Severna Park MD), Method of producing a thin silicon-on-insulator layer.
Newkirk Marc S. (Newark DE) Aghajanian Michael K. (Bel Air MD) Hannon Gregory E. (North East MD) McCormick Allyn L. (Bear DE) Schiroky Gerhard H. (Hockessin DE) Rocazella Michael A. (Newark DE) Kantn, Methods for making thin metal matrix composite bodies and articles produced thereby.
Rough J. Kirkwood H. (264 S. 14th St. San Jose CA 95112) Rose Peter W. (1000 Almanor Ave. Menlo Park CA 94025), Multiple electrode plasma reactor power distribution system.
Dolins Steven B. (Dallas TX) Srivastava Aditya (Richardson TX) Flinchbaugh Bruce E. (Dallas TX) Gunturi Sarma S. (Richardson TX) Lassiter Thomas W. (Garland TX) Love Robert L. (McKinney TX), Process and apparatus for detecting aberrations in production process operations.
Deines John L. (Pleasant Valley NY) Ku San-Mei (Poughkeepsie NY) Poponiak Michael R. (Newburgh NY) Tsang Paul J. (Poughkeepsie NY), Process for forming monocrystalline silicon carbide on silicon substrates.
Gaud Pierre,FRX ; Albertini Jean-Baptiste,FRX ; Sibuet Henri,FRX, Process for producing an assembly having several magnetic heads and multiple head assembly obtained by this process.
Bruel Michel (Veurey FRX) du Port de Poncharra Jean (St. Martin-Le-Vinoux FRX), Process for producing an insulating layer buried in a semiconductor substrate by ion implantation.
Joly Jean-Pierre,FRX ; Nicolas Gerard,FRX ; Bruel Michel,FRX, Process for selective transfer of a microstructure formed on an initial substrate to a final substrate.
Joly Jean-Pierre,FRX ; Aspar Bernard,FRX ; Biasse Beatrice,FRX ; Zussy Marc,FRX, Process for the manufacture of passive and active components on the same insulating substrate.
Kramler, Josef; Kuhn-Kuhnenfeld, Franz; Gerber, Hans-Adolf, Process for the manufacture of semiconductor wafers with a rear side having a gettering action.
Margail Jacques (Grenoble FRX) Stoemenos John (Salonica GRX), Process for the production of an insulating layer embedded in a semiconductor substrate by ionic implantation and semico.
Bruel Michel,FRX ; Di Cioccio Lea,FRX, Process for the separation of at least two elements of a structure in contact with one another by ion implantation.
Kim, Sarah E.; List, R. Scott; Kellar, Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
Dautremont-Smith, William C.; Katz, Avishay; Koszi, Louis A.; Segner, Bryan P.; Thomas, Peter M., Rapid thermal processing method of making a semiconductor device.
Brasen Daniel (Lake Hiawatha NJ) Fitzgerald ; Jr. Eugene A. (Bridgewater NJ) Green Martin L. (New Providence NJ) Monroe Donald P. (Berkeley Heights NJ) Silverman Paul J. (Millburn NJ) Xie Ya-Hong (Fl, Semiconductor heterostructure devices with strained semiconductor layers.
Xiang-Zheng Tu (Department of Electrical Engineering ; University of Pennsylvania ; 200 S. 33rd St. Philadelphia PA 19104-6390) Yun-Yan Li (14 Beihehutong Congcheuggu Beijing CNX), Silicon diaphragm piezoresistive pressure sensor and fabrication method of the same.
Bernard Aspar FR; Michel Bruel FR; Eric Jalaguier FR, Structure comprising a thin layer of material made up of conductive zones and insulating zones and a method of manufacturing such a structure.
Ecer Gunes M. (Irvine CA) Wood Susan (Pittsburgh PA) Schreurs Jan J. (Plum Boro PA), Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof.
Kiyama, Makoto; Ishibashi, Keiji; Hachigo, Akihiro; Matsumoto, Naoki; Nakanishi, Fumitake, Group III nitride composite substrate and method for manufacturing the same, laminated group III nitride composite substrate, and group III nitride semiconductor device and method for manufacturing the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.