An overvoltage protection device in combination with a filter, the overvoltage protection device having a first node for connection to a node to be protected, a second node for connection to a discharge node; and a control node; and wherein the filter comprises at least one of: (a) a capacitor conne
An overvoltage protection device in combination with a filter, the overvoltage protection device having a first node for connection to a node to be protected, a second node for connection to a discharge node; and a control node; and wherein the filter comprises at least one of: (a) a capacitor connected between the first node and the discharge node; (b) a capacitor connected between the control node and the discharge node; or (c) an inductor in series connection with the first node.
대표청구항▼
1. An apparatus comprising: an overvoltage protection device comprising: a first node providing a connection to a node to be protected;a second node providing a connection to a discharge node;a control node;a bipolar transistor comprising a collector coupled to the first node, a base coupled to the
1. An apparatus comprising: an overvoltage protection device comprising: a first node providing a connection to a node to be protected;a second node providing a connection to a discharge node;a control node;a bipolar transistor comprising a collector coupled to the first node, a base coupled to the control node, and an emitter coupled to the second node;a first component having a first impedance coupled between the control node and the discharge node; anda second component having a second impedance coupled between the second node and the discharge node, wherein a direct current (DC) holding voltage of the overvoltage protection device is based on a ratio between the first impedance and the second impedance; anda filter configured to attenuate a high frequency component of a transient overvoltage event such that an effect of the transient overvoltage event on an alternating current (AC) holding voltage of the overvoltage protection device is reduced, the filter comprising at least one of:a first capacitor connected between the first node and the discharge node;a second capacitor connected between the control node and the discharge node; oran inductor in series connection with the first node. 2. The apparatus of claim 1, wherein the filter comprises the first capacitor, and in which the first capacitor is supplemented by a parasitic capacitance. 3. The apparatus of claim 2, in which the first capacitor is implemented by at least one reverse biased diode. 4. The apparatus of claim 1, in which the discharge node is a power rail or has a low impedance to ground. 5. The apparatus of claim 1, in which the filter and the overvoltage protection device are fabricated within an integrated circuit. 6. The apparatus of claim 1, in which the overvoltage protection device is configured to provide protection against overvoltage events of positive and negative polarity and comprising an NPN semiconductor structure comprising: a first N type region configured as the collector of the bipolar transistor;a first P type region configured as the base of the bipolar transistor; anda second N type region configured as the emitter of the bipolar transistor. 7. The apparatus of claim 1, further comprising a field plate in electrical contact with the base of the bipolar transistor, wherein the field plate overlaps with and is isolated from portions of the collector of the bipolar transistor and the emitter of the bipolar transistor. 8. The apparatus of claim 6, further including a second P type region within at least one of the first or second N type regions, thereby forming a PNP structure with the relevant one of the first or second N type regions and the first P type region. 9. The apparatus of claim 8, in which NPN and the PNP structures cooperate to form a silicon controlled rectifier arrangement. 10. The apparatus of claim 6, in which the first and second N type regions have substantially the same dopant concentration as each other. 11. The apparatus of claim 6, in which the first N type region has a second P type region formed therein, and wherein a first distance exists between a boundary between the first N type region and the first P type region, and the second P type region, and in which the first distance controls a threshold voltage of the protection device. 12. The apparatus of claim 11, in which the second N type region has a third P type region formed therein and wherein a second distance exists between a boundary between the second N type region and the first P type region and the third P type region, and in which the second distance controls a threshold voltage of the protection device. 13. The apparatus of claim 11, in which the first distance between the second P type region and the boundary between the first N type region and the first P type region is defined during masking steps during the manufacture of the protection device. 14. The apparatus of claim 12, in which the second distance between the third P type region and the boundary between the second N type region and the first P type region is defined during masking steps during the manufacture of the protection device. 15. The apparatus of claim 6, in which the overvoltage protection device is configured to provide protection against overvoltage events of positive and negative polarity and comprises: an PNP semiconductor structure comprising: a first P type region configured as the collector of the bipolar transistor;a first N type region configured as the base of the bipolar transistor; anda second P type region configured as the emitter of the bipolar transistor;wherein a field plate is in electrical contact with the first N type region, and the field plate overlaps with and is isolated from portions of the first and second P type regions. 16. The apparatus of claim 6, in which the bipolar transistor comprises a lateral bipolar transistor wherein collector and emitter regions have substantially the same doping concentrations, and wherein at least one of the collector or emitter further contains a region of material of the same type as the base region spaced apart from the base region and wherein the spacing and dopant concentration control punch through driven conduction in the protection device. 17. The apparatus of claim 1, wherein the filter comprises the inductor in series connection with the first node. 18. The apparatus of claim 1, wherein the filter is configured to adjust a holding voltage of the overvoltage protection device based at least partly on a frequency of the transient overvoltage event. 19. The apparatus of claim 1, wherein the filter is configured to adjust a trigger voltage of the overvoltage protection device based at least partly on a frequency of the transient overvoltage event. 20. The apparatus of claim 1, wherein the filter is configured to provide a symmetric response to transient overvoltage events of positive and negative polarities. 21. The apparatus of claim 1, wherein the filter comprises the second capacitor, and in which the second capacitor is supplemented by a parasitic capacitance. 22. The apparatus of claim 21, in which the second capacitor is implemented by at least one reverse biased diode. 23. The apparatus of claim 1, wherein the first component is a first resistor having the first impedance. 24. The apparatus of claim 23, wherein the second component is a second resistor having the second impedance. 25. The apparatus of claim 1, wherein the second component is a second resistor having the second impedance. 26. The apparatus of claim 6, wherein the bipolar transistor is disposed on an insulating layer, wherein a relatively highly doped P-type region is disposed on the insulating layer, the relatively highly doped P-type region having a higher doping concentration than the first P-type region, and wherein the relatively highly doped P-type region configured to protect the overvoltage protection device from a depletion region spreading upwardly from the insulating layer toward the bipolar transistor. 27. The apparatus of claim 26, further comprising a guard ring surrounding the bipolar transistor.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (35)
Tsai Chaochieh (Taichung TWX) Hsu Shun-Liang (Hsin-chu TWX), CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction.
Tsai Chaochieh,TWX ; Hsu Shun-Liang,TWX, CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction.
Coyne, Edward John; Daly, Paul Malachy; Singh, Jagar; Whiston, Seamus; McGuinness, Patrick Martin; Lane, William Allan, Field effect transistors having improved breakdown voltages and methods of forming the same.
Beigel David F. (Swampscott MA) Krieger William A. (North Andover MA) Feindt Susan L. (Boston MA), Integrated circuit (IC) with a two-terminal diode device to protect metal-oxide-metal capacitors from ESD damage.
Beigel David F. (Swampscott MA) Wolfe Edward L. (North Andover MA) Krieger William A. (North Andover MA), Integrated circuit with diode-connected transistor for reducing ESD damage.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.