Lattice-mismatched epitaxial films formed proximate non-crystalline sidewalls. Embodiments of the invention include formation of facets that direct dislocations in the films to the sidewalls.
대표청구항▼
1. A structure comprising: a substrate comprising a first semiconductor material;an insulator layer disposed over a top surface of the substrate and defining a trench having a sidewall; anda second semiconductor material disposed in the trench, the second semiconductor material being lattice mismatc
1. A structure comprising: a substrate comprising a first semiconductor material;an insulator layer disposed over a top surface of the substrate and defining a trench having a sidewall; anda second semiconductor material disposed in the trench, the second semiconductor material being lattice mismatched to the first semiconductor material, wherein a portion of the second semiconductor material comprises lattice defects, each of the defects having a first portion and a second portion, the first portion being in a first direction, the second portion being in a second direction different from the first direction and non-parallel to the top surface, the second portions of the defects terminating in the respective second directions at the sidewall, the respective second directions each defining an angle α with the sidewall, the angle being 45° or less. 2. The structure of claim 1, the insulator layer having a height in a third direction normal to the top surface of the substrate, the trench having a length in a fourth direction parallel to the top surface of the substrate, the length being greater than the height. 3. The structure of claim 1, the insulator layer having a height in a third direction normal to the top surface of the substrate, the trench having a width in a fourth direction parallel to the top surface of the substrate, the width being equal to or less than twice the height. 4. The structure of claim 1, the trench having a length in a third direction parallel to the top surface of the substrate, the trench having a width in a fourth direction parallel to the top surface of the substrate, the length being at least twice the width. 5. The structure of claim 1, wherein the sidewall is perpendicular to the top surface of the substrate, an aspect ratio of a height h of the trench to a width w of the trench being greater than or equal to (tan α+1/tan α)/2, the height h being in a third direction normal to the top surface of the substrate, and the width being in a fourth direction parallel to the top surface of the substrate. 6. The structure of claim 1, wherein the sidewall comprises a sloped sidewall portion extending in a third direction that is not perpendicular to the top surface of the substrate. 7. The structure of claim 1, wherein the trench defines a first portion of the first semiconductor material of the substrate, the first portion having a recess portion of the first semiconductor material. 8. The structure of claim 1, wherein the trench defines a first portion of the first semiconductor material with a slanted semiconductor surface, the slanted semiconductor surface not being co-planar and not being perpendicular to the top surface of the substrate. 9. A structure comprising: a substrate comprising a first crystalline semiconductor material;a dielectric layer disposed over the substrate, the dielectric layer having an opening to the substrate that defines a first portion of the first crystalline material; anda second semiconductor material disposed in the opening, the second semiconductor material being lattice mismatched to the first crystalline semiconductor material, the second semiconductor material comprising a lattice defect arising from the lattice mismatch, a first portion of the defect propagating in a first direction from an interface with the first portion of the first crystalline semiconductor material, a second portion of the defect propagating in a second direction different from the first direction, the defect terminating in the second direction at a sidewall of the opening, the second direction defining an angle β with a top surface of the substrate, the angle β being an acute angle of 45° or greater. 10. The structure of claim 9, the dielectric layer having a height in a third direction normal to the top surface of the substrate, the opening having a length in a fourth direction parallel to the top surface of the substrate, the length being greater than the height. 11. The structure of claim 9, the dielectric layer having a height in a third direction normal to the top surface of the substrate, the opening having a width in a fourth direction parallel to the top surface of the substrate, the width being equal to or less than twice the height. 12. The structure of claim 9, the opening having a length in a third direction parallel to the top surface of the substrate, the opening having a width in a fourth direction parallel to the top surface of the substrate, the length being at least twice the width. 13. The structure of claim 9, wherein the sidewall is perpendicular to the top surface of the substrate, an angle α being defined as 90° minus the angle β, an aspect ratio of a height h of the opening to a width w of the opening being greater than or equal to (tan α+1/tan α)/2, the height h being in a third direction normal to the top surface of the substrate, and the width being in a fourth direction parallel to the top surface of the substrate. 14. The structure of claim 9, wherein the sidewall comprises a sloped sidewall portion extending in a third direction that is not perpendicular to the top surface of the substrate. 15. The structure of claim 9, wherein the opening comprises a first width proximate the first portion of the first crystalline semiconductor material and a second width distal from the first portion of the first crystalline semiconductor material, the second width being greater than the first width. 16. A structure comprising: a substrate comprising a first crystalline semiconductor material;a dielectric layer disposed over the substrate, the dielectric layer having an opening to the substrate that defines a first portion of the first crystalline material; anda second semiconductor material disposed in the opening, the second semiconductor material being lattice mismatched to the first crystalline semiconductor material, the second semiconductor material comprising lattice defects, the lattice defects propagating at least in part in a first direction non-parallel and non-perpendicular to a top surface of the substrate, the defects terminating in the first direction at a sidewall of the opening, the first direction defining an angle α with the sidewall, the angle being 45° or less. 17. The structure of claim 16, wherein the opening is a trench. 18. The structure of claim 16, wherein the first portion of the first crystalline semiconductor material comprises a slanted semiconductor surface recessed into the substrate. 19. The structure of claim 16, the dielectric layer having a height in a second direction normal to the top surface of the substrate, the opening having a length in a third direction parallel to the top surface of the substrate, the length being greater than the height. 20. The structure of claim 16, the opening having a length in a second direction parallel to the top surface of the substrate, the opening having a width in a third direction parallel to the top surface of the substrate, the length being at least twice the width.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (256)
Nakahata, Seiji; Hirota, Ryu; Motoki, Kensaku; Okahisa, Takuji; Uematsu, Kouji, A1InGaN mixture crystal substrate, method of growing same and method of producing same.
Mirabedini,Mohammad R.; Sukharev,Valeriy, Apparatus and method of manufacture for integrated circuit and CMOS device including epitaxially grown dielectric on silicon carbide.
Bean John C. (New Providence NJ) Higashi Gregg S. (Basking Ridge NJ) Hull Robert (South Orange NJ) Peticolas Justin L. (Wescosville PA), Article comprising a lattice-mismatched semiconductor heterostructure.
Imer,Bilge M.; Speck,James S.; DenBaars,Steven P., Defect reduction of non-polar and semi-polar III-Nitrides with sidewall lateral epitaxial overgrowth (SLEO).
Kulkarni Shriram ; Mazumder Pinaki ; Haddad George I., Digital logic design using negative differential resistance diodes and field-effect transistors.
Vangieson Edward A. (Lawrenceville NJ) York Pamela K. (Trenton NJ) Connolly John C. (Monmouth Junction NJ), Distributed feedback-channeled substrate planar semiconductor laser.
Shih-Yuan Wang ; Changhua Chen ; Yong Chen ; Scott W. Corzine ; R. Scott Kern ; Richard P. Schneider, Jr., Epitaxial material grown laterally within a trench and method for producing same.
Usui Akira,JPX ; Sakai Akira,JPX ; Sunakawa Haruo,JPX ; Mizuta Masashi,JPX ; Matsumoto Yoshishige,JPX, GaN crystal film, a group III element nitride semiconductor wafer and a manufacturing process therefor.
Weichold Mark H. (College Station TX) Kinard William B. (Bryan TX) Kirk Wiley P. (College Station TX), Gate adjusted resonant tunnel diode device and method of manufacture.
Naoki Shibata JP; Jun Ito JP; Toshiaki Chiyo JP; Shizuyo Asami JP; Hiroshi Watanabe JP; Shinya Asami JP, Group III nitride compound semiconductor device and method for producing.
Shibata,Naoki; Ito,Jun; Chiyo,Toshiaki; Asami,Shizuyo; Watanabe,Hiroshi; Asami,Shinya, Group III nitride compound semiconductor device and method for producing the same.
Kuramoto, Masaru; Sunakawa, Haruo, Group III-V compound semiconductor crystal structure and method of epitaxial growth of the same as well as semiconductor device including the same.
Iles, Peter A.; Ho, Frank F.; Yeh, Yea-Chuan M., High efficiency, monolithic multijunction solar cells containing lattice-mismatched materials and methods of forming same.
Ohkubo Yoshiyuki,JPX ; Nishizaka Kan,TRX, Information recording medium, method for manufacturing the medium, and apparatus for manufacturing the medium.
Demeester Piet M. (Gent BEX) Ackaert Ann M. (Gent BEX) Van Daele Peter P. (Aalst BEX) Lootens Dirk U. (Deinze BEX), Integration of GaAs on Si substrates.
Morita, Etsuo, METHOD OF MANUFACTURING CRYSTAL OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL SUBSTRATE OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, CRYSTAL FILM OF III-V COMPOUNDS OF THE NITRIDE SYSTEM, AND METHOD.
Wu Albert T. (San Jose CA) Nozaki Shinji (Tokyo CA JPX) George Thomas (Albany CA) Lee Sandra S. (Los Altos CA) Umeno Masayoshi (Nagoya JPX), Masking technique for depositing gallium arsenide on silicon.
Pham, Daniel T.; Barr, Alexander L.; Mathew, Leo; Nguyen, Bich-Yen; Vandooren, Anne M.; White, Ted R., Method for forming a double-gated semiconductor device.
Bich-Yen Nguyen ; William J. Taylor, Jr. ; Philip J. Tobin ; David L. O'Meara ; Percy V. Gilbert ; Yeong-Jyh T. Lii ; Victor S. Wang, Method for forming a semiconductor device with an opening in a dielectric layer.
Buynoski, Matthew S.; Dakshina-Murthy, Srikanteswara; Tabery, Cyrus E.; Wang, Haihong; Yang, Chih-Yuh; Yu, Bin, Method for forming fins in a FinFET device using sacrificial carbon layer.
Koike, Masayoshi; Nagai, Seiji, Method for manufacturing group III nitride compound semiconductor and a light-emitting device using group III nitride compound semiconductor.
Meister Thomas (Taufkirchen DEX) Stengl Reinhard (Stadtbergen DEX), Method for producing a laterally limited single-crystal region with selective epitaxy and the employment thereof for man.
Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor eiplayers.
Fitzgerald ; Jr. Eugene A. (Ithaca NY) Ast Dieter G. (Ithaca NY), Method for reducing or eliminating interface defects in mismatched semiconductor epilayers.
Djomehri, Ihsan J.; Goo, Jung-Suk; Krishnan, Srinath; Maszara, Witold P.; Pan, James N.; Xiang, Qi, Method of growing as a channel region to reduce source/drain junction capacitance.
Van der Wagt Jan Paul ; Wilk Glen D. ; Wallace Robert M., Method of growing crystalline silicon overlayers on thin amorphous silicon oxide layers and forming by method a resonant tunneling diode.
Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Method of making a monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substr.
Mosher Dan M. (Plano TX) Blanton Cornelia H. (Plano TX) Trogolo Joe R. (Plano TX) Latham Larry (Garland TX) Cotton David R. (Plano TX), Method of making an integrated circuit that combines multi-epitaxial power transistors with logic/analog devices.
Singh,Jagar; Hou,Yong Tian; Li,Ming Fu, Method of making resonant tunneling diodes and CMOS backend-process-compatible three dimensional (3-D) integration.
Pankove Jacques I. (Princeton NJ) Wu Chung P. (Trenton NJ), Method of making selective crystalline silicon regions containing entrapped hydrogen by laser treatment.
Thomas, III, Stephen; Elliot, Ken; Chow, Dave, Method of manufacture for 80 nanometer diameter resonant tunneling diode with improved peak-to-valley ratio and resonant tunneling diode therefrom.
Yacobi Ben G. (Natick MA) Zemon Stanley (Brookline MA) Jagannath Chirravuri (Needham MA), Method of manufacturing an heteroepitaxial semiconductor structure.
Koh Risho (Tokyo JPX) Ogura Atsushi (Tokyo JPX), Method of producing a semiconductor on insulating substrate, and a method of forming a transistor thereon.
Kevin J. Linthicum ; Thomas Gehrke ; Robert F. Davis, Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts.
Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
Calviello Joseph A. (Kings Park NY) Hickman Grayce A. (Hicksville NY), Monolithic integrated circuit having compound semiconductor layer epitaxially grown on ceramic substrate.
Macdonald Perry A. (Culver City CA) Larson Lawrence E. (Bethesda MD) Case Michael G. (Thousand Oaks CA) Matloubian Mehran (Encino CA) Chen Mary Y. (Agoura CA) Rensch David B. (Thousand Oaks CA), Monolithic microwave integrated circuit and method.
Paton, Eric N.; Xiang, Qi; Besser, Paul R.; Lin, Ming-Ren; Ngo, Minh V.; Wang, Haihong, Mosfets incorporating nickel germanosilicided gate and methods for their formation.
Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Nishijima,Kazuki; Senda,Masanobu; Chiyo,Toshiaki; Ito,Jun; Shibata,Naoki; Hayashi,Toshimasa, Process for producing group III nitride compound semiconductor.
Nishida Shoji (Nagahama JPX) Yonehara Takao (Atsugi JPX), Process for producing substrate for selective crystal growth, selective crystal growth process and process for producing.
Cavanaugh Marion E. (792 Paul Ave. Palo Alto CA 94306), Quantum field effect device with source extension region formed under a gate and between the source and drain regions.
Fan John C. C. (Chestnut Hill MA) Tsaur Bor-Yeu (Arlington MA) Gale Ronald P. (Bedford MA) Davis Frances M. (Framingham MA), Reducing dislocations in semiconductors utilizing repeated thermal cycling during multistage epitaxial growth.
Simmons Jerry A. ; Sherwin Marc E. ; Drummond Timothy J. ; Weckwerth Mark V., Resonant tunneling device with two-dimensional quantum well emitter and base layers.
Salerno Jack P. (Waban MA) Lee Jhang W. (Mansfield MA) McCullough Richard E. (Wrentham MA), Selective OMCVD growth of compound semiconductor materials on silicon substrates.
Sasaki Kazuaki,JPX ; Yamamoto Osamu,JPX, Semiconductor light-emitting device capable of having good stability in fundamental mode of oscillation, decreasing curr.
Liu, Chun-Li; Barr, Alexander L.; Grant, John M.; Nguyen, Bich-Yen; Orlowski, Marius K.; Stephens, Tab A.; White, Ted R.; Thomas, Shawn G., Semiconductor structure with different lattice constant materials and method for forming the same.
Berger, Paul R.; Thompson, Phillip E.; Lake, Roger; Hobart, Karl; Rommel, Sean L., Si-based resonant interband tunneling diodes and method of making interband tunneling diodes.
Kapoor Ashok K. (Palo Alto CA) Ciacchella J. Frank (Sunnyvale CA), Sidewall contact bipolar transistor with controlled lateral spread of selectively grown epitaxial layer.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo- and lateral epitaxial overgrowth of Group III-nitride epitaxial layers with Group III-nitride buffer layer and resulting structures.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
Hosomi, Shigeyuki; Hisamatsu, Tadashi, Solar cell with bypass function and multi-junction stacked type solar cell with bypass function, and method for manufacturing these devices.
Lochtefeld, Anthony J.; Currie, Matthew T.; Cheng, Zhi Yuan; Fiorenza, James, Solutions for integrated circuit integration of alternative active area materials.
Belyansky, Michael P.; Chidambarrao, Dureseti; Dokumaci, Omer H.; Doris, Bruce B.; Gluschenkov, Oleg, Structure and method to improve channel mobility by gate electrode stress modification.
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Freundlich Alexandre (Houston TX) Vilela Mauro F. (Houston TX) Bensaoula Abdelhak (Houston TX) Ignatiev Alex (Houston TX), Tandem solar cell with improved tunnel junction.
Bedell,Stephen W.; Domenicucci,Anthony G.; Fogel,Keith E.; Leobandung,Effendi; Sadana,Devendra K., Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.