IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0213240
(2011-08-19)
|
등록번호 |
US-8878078
(2014-11-04)
|
우선권정보 |
JP-2001/299668 (2001-09-28); JP-2001/299669 (2001-09-28); JP-2001/299670 (2001-09-28) |
발명자
/ 주소 |
|
출원인 / 주소 |
|
대리인 / 주소 |
Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
|
인용정보 |
피인용 횟수 :
0 인용 특허 :
15 |
초록
▼
A printed wiring board including solder pads excellent in frequency characteristic is provided. To do so, each solder pad 73 is formed by providing a single tin layer 74 on a conductor circuit 158 or a via 160. Therefore, a signal propagation rate can be increased, as compared with a printed wiring
A printed wiring board including solder pads excellent in frequency characteristic is provided. To do so, each solder pad 73 is formed by providing a single tin layer 74 on a conductor circuit 158 or a via 160. Therefore, a signal propagation rate can be increased, as compared with a printed wiring board of the prior art on which two metal layers are formed. In addition, due to lack of nickel layers, manufacturing cost can be decreased and electric characteristics can be enhanced.
대표청구항
▼
1. A printed wiring board, comprising: an interlayer resin insulating layer provided on a substrate;a first via hole formed in the interlayer resin insulating layer and having a via conductor layer therein;a second via hole formed in the interlayer resin insulating layer and having a via conductor l
1. A printed wiring board, comprising: an interlayer resin insulating layer provided on a substrate;a first via hole formed in the interlayer resin insulating layer and having a via conductor layer therein;a second via hole formed in the interlayer resin insulating layer and having a via conductor layer therein;a conductor circuit provided on the interlayer resin insulating layer;a solder resist layer provided on the conductor circuit, the via conductor layers and on the interlayer resin insulating layer, the solder resist layer having an opening which exposes only an exposed portion of the conductor circuit, and another opening which exposes an exposed portion of the via conductor;a single metal layer of tin provided on and in direct contact with said exposed portion of the conductor circuit, and a conductive adhesive provided on and in direct contact with the single metal layer and configured to adhere the single metal layer to an electrode of an integrated circuit to be connected to the printed wiring board; andanother single metal layer of tin provided in direct contact with said exposed portion of the via conductor, and a conductive adhesive provided on and in direct contact with the another single metal layer and configured to adhere the single metal layer to another electrode of the integrated circuit to be connected to the printed wiring board. 2. The printed wiring board according to claim 1, wherein said single metal layer has a thickness of 0.01 to 3 μm. 3. The printed wiring board according to claim 2, further comprising a roughened layer formed on a surface of said conductor circuit. 4. The printed wiring board according to claim 2, wherein said conductive adhesive is eutectic metals consisting of one of Sn/Pb, Sn/Sb, Sn/Ag, and Sn/Ag/Cu. 5. The printed wiring board according to claim 2, wherein: said conductive adhesive is eutectic metals consisting of one of Sn/Pb, Sn/Sb, Sn/Ag, and Sn/Ag/Cu, andsaid metal layer comprises tin. 6. The printed wiring board according to claim 1, further comprising a roughened layer formed on a surface of said conductor circuit. 7. The printed wiring board according to claim 6, wherein said conductive adhesive is eutectic metals consisting of one of Sn/Pb, Sn/Sb, Sn/Ag, and Sn/Ag/Cu. 8. The printed wiring board according to claim 6, wherein: said conductive adhesive is eutectic metals consisting of one of Sn/Pb, Sn/Sb, Sn/Ag, and Sn/Ag/Cu, andsaid single metal layer comprises tin. 9. The printed wiring board according to claim 1, wherein said conductive adhesive is eutectic metals consisting of one of Sn/Pb, Sn/Sb, Sn/Ag, and Sn/Ag/Cu. 10. The printed wiring board according to claim 9, wherein: said conductive adhesive is eutectic metals consisting of one of Sn/Pb, Sn/Sb, Sn/Ag, and Sn/Ag/Cu, andsaid single metal layer comprises tin. 11. The printed wiring board according to claim 1, wherein said single metal layer has a thickness of 0.05 to 1 μm. 12. The printed wiring board according to claim 1, wherein said single metal layer has a thickness of 0.1 to 0.5 μm. 13. The printed wiring board according to claim 1, further comprising multiple exposed portions of the conductive circuit; and multiple conductive adhesive structures corresponding to the multiple exposed portions respectively, wherein the exposed portions and conductive adhesive structures are arranged in a ball grid array configuration corresponding to a configuration of electrodes of the integrated circuit. 14. The printed wiring board according to claim 13, wherein the multiple adhesive structures each comprise a solder bump.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.