Apparatus and methods for uniformly forming porous semiconductor on a substrate
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
C25D-005/18
C25D-007/12
C25D-011/32
C25F-007/00
C25D-011/02
출원번호
US-0288721
(2011-11-03)
등록번호
US-8906218
(2014-12-09)
발명자
/ 주소
Kramer, Karl-Josef
Moslehi, Mehrdad M.
Tamilmani, Subramanian
Kamian, George
Ashjaee, Jay
Yonehara, Takao
출원인 / 주소
Solexel, Inc.
인용정보
피인용 횟수 :
1인용 특허 :
80
초록▼
This disclosure enables high-productivity controlled fabrication of uniform porous semiconductor layers (made of single layer or multi-layer porous semiconductors such as porous silicon, comprising single porosity or multi-porosity layers). Some applications include fabrication of MEMS separation an
This disclosure enables high-productivity controlled fabrication of uniform porous semiconductor layers (made of single layer or multi-layer porous semiconductors such as porous silicon, comprising single porosity or multi-porosity layers). Some applications include fabrication of MEMS separation and sacrificial layers for die detachment and MEMS device fabrication, membrane formation and shallow trench isolation (STI) porous silicon (using porous silicon formation with an optimal porosity and its subsequent oxidation). Further, this disclosure is applicable to the general fields of photovoltaics, MEMS, including sensors and actuators, stand-alone, or integrated with integrated semiconductor microelectronics, semiconductor microelectronics chips and optoelectronics.
대표청구항▼
1. A method for forming a porous semiconductor on a plurality of semiconductor wafers, said method comprising: positioning a plurality of wafers in an array in an apparatus, said apparatus comprising:an electrolyte-filled chamber, said chamber operable to open and close, and forming a seal when clos
1. A method for forming a porous semiconductor on a plurality of semiconductor wafers, said method comprising: positioning a plurality of wafers in an array in an apparatus, said apparatus comprising:an electrolyte-filled chamber, said chamber operable to open and close, and forming a seal when closed;an anode disposed at a first end of said chamber;a cathode disposed at an opposite end of said chamber, said anode and said cathode coupled to electrical circuitry capable of providing an electrical power comprising electrical voltage and current;a plurality of semiconductor wafers arranged between said anode and said cathode, wherein each said wafer is held in place by a wafer clamp disposed around a perimeter of said wafer, said wafer clamp allowing substantially all of a front and a back surface of each said wafer exposure to said electrolyte;a plurality of vent ports in said chamber for allowing evolved byproduct gas to escape; and anodizing said plurality of wafers according to a pulsed anodization process, said pulsed anodization process alternating an electric current between an on and off state for a sufficient period of time to allow for the dissipation of said byproduct gas formed during anodization. 2. The method for forming a porous semiconductor on a plurality of semiconductor wafers of claim 1, wherein said wafer clamp comprises a seal holder providing a seal between the perimeter of said wafer edge and said chamber, said seal holder supporting a plurality of pins supplying pressure to a minimal area of the bevel surface on the anodized side of said wafer and sealing said wafer to a backside flexible seal contact material. 3. The apparatus of claim 1, wherein said semiconductor wafers are crystalline silicon wafers. 4. The apparatus of claim 1, wherein said byproduct gas is hydrogen gas. 5. An apparatus for producing porous semiconductor on a plurality of semiconductor wafers, comprising: an electrolyte-filled chamber, said chamber operable to open and close, and forming a seal when closed;an anode disposed at a first end of said chamber;a cathode disposed at an opposite end of said chamber, said anode and said cathode coupled to electrical circuitry capable of providing an electrical power comprising electrical voltage and current;an array of a plurality of semiconductor wafers arranged between said anode and said cathode in a tunnel, said tunnel having substantially the same diameter as said wafers, each of said wafers held in place by a wafer clamp securing the surface edge of said wafer and sealing the fluid filled compartment formed between each of said wafers with said tunnel;said anode and said cathode each having a region size smaller than the diagonal dimension of said wafer, said anode and said cathode each facing a backside wall of said chamber and away from said array of said plurality of semiconductor wafers; anda plurality of vent holes in said chamber for allowing evolved byproduct gas to escape during anodization of said wafers. 6. The apparatus of claim 5, wherein said backside walls of said chamber facing said anode and said cathode are shaped to create a relatively uniform electric field between said anode and said cathode. 7. The apparatus of claim 5, further comprising transducers positioned in said electrolyte-filled chamber to dislodge byproduct gas bubbles from the surface of said wafers with sonic energy. 8. The apparatus of claim 7, wherein said transducers are positioned to said wafer clamps. 9. The apparatus of claim 5, wherein said electrical circuitry is operable to allow for dissipation of byproduct gas from the surface of said wafers by pulsating electrical current during anodization. 10. The apparatus of claim 5, wherein said semiconductor wafers are crystalline silicon wafers. 11. The apparatus of claim 5, wherein said byproduct gas is hydrogen gas. 12. The apparatus of claim 5, wherein said wafer clamp comprises a first inner layer for minimal edge wrap-around and a second outer harder flexible layer providing a seal around said wafer edge. 13. An apparatus for producing porous semiconductor on a plurality of semiconductor wafers, comprising: an electrolyte-filled chamber, said chamber operable to open and close, and forming a seal when closed;an anode disposed at a first end of said chamber;a cathode disposed at an opposite end of said chamber, said anode and said cathode coupled to electrical circuitry capable of providing an electrical power comprising electrical voltage and current;an array of plurality of semiconductor wafers arranged between said anode and said cathode in a tunnel, said tunnel having substantially the same diameter as said wafers, each of said wafers held in place by an asymmetrical wafer clamp securing the surface edge of said wafer and sealing the fluid filled compartment formed between each of said wafers, said asymmetrical wafer clamp comprising a seal holder providing a seal between the perimeter of said wafer edge and said tunnel, said seal holder supporting a plurality of pins supplying pressure to a minimal area of the bevel surface on the anodized side of said wafer and sealing said wafer to a backside flexible seal contact material; anda plurality of vent holes in said chamber for allowing evolved hydrogen gas to escape during anodization of said wafers. 14. The apparatus of claim 13, wherein said asymmetrical wafer clamp further comprises a porous material positioned between said pin and said surface on the anodized side of said wafer, said porous material being fluid and electric field permeable. 15. The apparatus of claim 14, wherein said porous material fills said fluid filled compartment. 16. The apparatus of claim 13, further comprising transducers positioned in said electrolyte-filled chamber to dislodge byproduct gas from the surface of said wafers with sonic energy. 17. The apparatus of claim 16, wherein said transducers are positioned to said wafer clamps. 18. The apparatus of claim 13, wherein said electrical circuitry is operable to dislodge hydrogen gas from the surface of said wafers by pulsating electrical current during anodization. 19. The apparatus of claim 13, wherein said semiconductor wafers are crystalline silicon wafers. 20. The apparatus of claim 13, wherein said byproduct gas is hydrogen gas.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (80)
Fujiyama Yasutomo (Atsugi JPX) Ishii Mitsuhiro (Fujisawa JPX) Kanbe Senju (Kawasaki JPX) Yonehara Takao (Atsugi JPX) Takisawa Toru (Atsugi JPX) Okita Akira (Ayase JPX) Sakaguchi Kiyofumi (Atsugi JPX), Anodization apparatus with supporting device for substrate to be treated.
Yezdi Dordi ; Joe Stevens ; Roy Edwards ; Bob Lowrance ; Michael Sugarman ; Mark Denome, Electro-chemical deposition cell for face-up processing of single semiconductor substrates.
Maracas George N. (Tempe AZ) Ruechner Ronald A. (Mesa AZ) Gerber Donald S. (Scottsdale AZ), Means and methods of lifting and relocating an epitaxial device layer.
Behr Omri M. (24 Fishel Rd. Edison NJ 08820) Behr Marion R. (24 Fishel Rd. Edison NJ 08820), Method and apparatus for producing etched plates for graphic printing.
Solanki,Chetan Singh; Bilyalov,Renat; Poortmans,Jef, Method for making thin film devices intended for solar cells or silicon-on-insulator (SOI) applications.
Lehmann Volker (Munich DEX) Willer Josef (Riemerling DEX) Hoenlein Wolfgang (Unterhaching DEX), Method for manufacturing a solar cell from a substrate wafer.
Artmann, Hans; Frey, Wilhelm; Moellendorf, Manfred, Method for production of a thin film and a thin-film solar cell, in particular, on a carrier substrate.
Nishida, Shoji; Nakagawa, Katsumi; Yonehara, Takao; Sakaguchi, Kiyofumi, Method for transferring porous layer, method for making semiconductor devices, and method for making solar battery.
Simpson Todd William,CAX ; Mitchell Ian Vaughan,CAX ; Este Grantley Oliver,CAX ; Shepherd Frank Reginald,CAX, Method of cleaving a semiconductor wafer including implanting and annealing resulting in exfoliation.
Kressel ; Henry ; D'Aiello ; Robert Vincent ; Robinson ; Paul Harvey, Polycrystalline or amorphous semiconductor photovoltaic device having improved collection efficiency.
Nishida, Shoji; Yonehara, Takao; Sakaguchi, Kiyofumi; Ukiyo, Noritaka; Iwasaki, Yukiko, Process for producing semiconductor member, and process for producing solar cell.
Iwasaki, Yukiko; Nishida, Shoji; Sakaguchi, Kiyofumi; Ukiyo, Noritaka, Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus.
Nishida Shoji,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX ; Iwane Masaaki,JPX, Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor.
Iwane, Masaaki; Yonehara, Takao; Nishida, Shoji; Sakaguchi, Kiyofumi, Production method of photoelectric conversion device, and photoelectric conversion device produced by the method.
Yukiko Iwasaki JP; Takao Yonehara JP; Shoji Nishida JP; Kiyofumi Sakaguchi JP; Noritaka Ukiyo JP, Production method of semiconductor base material and production method of solar cell.
Kiso Sigeo,JPX ; Kataoka Ichiro,JPX ; Yamada Satoru,JPX ; Shiotsuka Hidenori,JPX, Solar cell module having a specific front side covering material and a process for the production of said solar cell module.
Salami Jalal ; Shibata Akio ; Meier Daniel L ; Kochka Edgar L, Structure and fabrication process for self-aligned locally deep-diffused emitter (SALDE) solar cell.
Moslehi, Mehrdad M.; Kramer, Karl-Josef; Wang, David Xuan-Qi; Kapur, Pawan; Nag, Somnath; Kamian, George D.; Ashjaee, Jay; Yonehara, Takao, Apparatus for forming porous silicon layers on at least two surfaces of a plurality of silicon templates.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.