[특허]Reordering packets

Reordering packets 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H04L-012/28 H04L-012/56 H04L-012/801 H04L-012/841 H04J-003/06
출원번호	US-0337717 (2011-12-27)
등록번호	US-8913618 (2014-12-16)
발명자 / 주소	Alfano, Vic
출원인 / 주소	Bunson Bell, Limited Liability Company
대리인 / 주소	Brundidge & Stanger, P.C.
인용정보	피인용 횟수 : 0 인용 특허 : 64

초록 ▼

There are disclosed processes and apparatus for reordering packets. The system includes a plurality of source processors that transmit the packets to a destination processor via multiple communication fabrics. The source processors and the destination processor are synchronized together. Time stamp logic at each source processor operates to include a time stamp parameter with each of the packets transmitted from the source processors. The system also includes a plurality of memory queues located at the destination processor. An enqueue processor operates to store a memory pointer and an associated time stamp parameter for each of the packets received at the destination processor in a selected memory queue. A dequeue processor determines a selected memory pointer associated with a selected time stamp parameter and operates to process the selected memory pointer to access a selected packet for output in a reordered packet stream.

대표청구항 ▼

1. A system comprising: a source processor; anda memory configured to communicate with the source processor, the memory having instructions stored thereon that, in response to being executed, cause the source processor to perform operations comprising: assigning a time stamp and a priority value to a plurality of packets, the time stamp comprising a transmission latency parameter and a current time for at least one packet of the plurality of packets;accounting for transmission latency based on the transmission latency parameter for the at least one packet, the accounting comprising updating the time stamp for the at least one packet based on the current time and the transmission latency parameter for the at least one packet; andtransmitting the plurality of packets through a plurality of communication fabrics to a destination processor configured to: determine order information based on the time stamp and the priority value, andoutput a data stream in response to an instant time stamp matching the updated time stamp for the at least one packet. 2. The system of claim 1 wherein the updating the time stamp for the at least one packet based on the transmission latency parameter for the at least one packet comprises adding the transmission latency parameter for the at least one packet to the current time for the at least one packet. 3. The system of claim 1, wherein the accounting for the transmission latency for at least one packet of the plurality of packets comprises receiving a time stamp indicating a time the at least one packet was transmitted adjusted for transmission latency time. 4. A method, comprising: assigning, by a source processor, a time stamp and a priority value to a plurality of packets, the time stamp comprises a transmission latency parameter and a current time for at least one packet of the plurality of packets;accounting for transmission latency based on the transmission latency parameter for the at least one packet, the accounting comprising updating the time stamp for the at least one packet based on the current time and the transmission latency parameter for the at least one packet; andtransmitting, by the source processor, the plurality of packets through a plurality of communication fabrics to a destination processor configured to: determine order information based on the time stamp and the priority value, andoutput a data stream in response to an instant time matching the updated time stamp for the at least one packet. 5. The method of claim 4, wherein the updating the time stamp for the at least one packet based on the transmission latency parameter for the at least one packet comprises adding the transmission latency parameter for the at least one packet to the current time for the at least one packet. 6. The method of claim 4, wherein the accounting for the transmission latency for at least one packet of the plurality of packets comprises receiving a time stamp indicating a time the at least one packet was transmitted adjusted for transmission latency time. 7. A non-transitory tangible computer-readable medium having stored thereon computer-executable instructions that, in response to execution by a computing device, cause the computing device to perform operations comprising: assigning a time stamp and a priority value to a plurality of packets, the time stamp comprises a transmission latency parameter and a current time for at least one packet of the plurality of packets;accounting for transmission latency based on the transmission latency parameter for the at least one packet, the accounting comprising updating the time stamp for the at least one packet based on the current time and the transmission latency parameter for the at least one packet; andtransmitting the plurality of packets through a plurality of communication fabrics to a destination processor configured to: determine order information based on the time stamp and the priority value, andoutput a data stream responsive to an instant time matching the updated time stamp for the at least one packet. 8. The medium of claim 7 wherein the updating the time stamp for the at least one packet based on the transmission latency parameter for the at least one packet comprises adding the transmission latency parameter for the at least one packet to the current time for the at least one packet. 9. The medium of claim 7, wherein the accounting for the transmission latency for at least one packet of the plurality of packets comprises receiving a time stamp indicating a time the at least one packet was transmitted adjusted for transmission latency time.

이 특허에 인용된 특허 (64)

Daniel Thomas ; Nattkemper Dieter ; Varma Subir, ATM communication system interconnect/termination unit.
상세보기
Bienvenu Jacques (Paris FRX) Dufond Patrick (Paris FRX) Carre Claude (la Varenne-St-Hilaire FRX) Tuong Duc L. (Paris FRX) Verdier Henri (Paris FRX) deRivet Philippe-Hubert (Paris FRX) Bradley John J., Apparatus and method for transferring information units between processes in a multiprocessing system.
상세보기
Sun, Peter C. P.; Lin, Wallace, Architecture of data communications switching system and associated method.
상세보기
Cyr Gregory J. (Winfield IL) Hedlund Kurt A. (Oak Park IL) Nociolo Lawrence J. (Fair Haven NJ) Pashan Mark A. (Wheaton IL) Wong Albert Kai-sun (Edison NJ), Asynchronous transfer mode switch architecture.
상세보기
Olnowich Howard Thomas, Bi-directional network adapter for interfacing local node of shared memory parallel processing system to multi-stage switching network for communications with remote node.
상세보기
Qureshi Amjad Z., Byte-writable two-dimensional FIFO buffer having storage locations with fields indicating storage location availability.
상세보기
Turner, Jonathan S.; Dittia, Zubin D.; Fingerhut, John Andrew, Communications interconnection network with distributed resequencing.
상세보기
Klingelhofer Marc, Control circuit for a buffer memory to transfer data between systems operating at different speeds.
상세보기
Akada Yukihisa (Iwatsuki JPX), Control device for use with a drawing output unit.
상세보기
Grohoski Gregory F. (Cedar Park TX) Mitchell Oscar R. (Pflugerville TX) Nguyen Tung M. (Menlo Park CA) Rim Yongjae (Cedar Park TX), Crossbar switch apparatus and protocol.
상세보기
Yoav Honig IL; Meir Ohana IL; Amir Lahat IL, Crossbar switching matrix with broadcast buffering.
상세보기
Turner Jonathan S. (St. Louis MO), Data packet resequencer for a high speed data switch.
상세보기
Chris Randall Stone ; Ritesh Radheshyam Agrawal, Data processing system having a fifo buffer with variable threshold value based on input and output data rates and data block size.
상세보기
Morioka Yoshihiro,JPX ; Motomura Naohisa,JPX ; Kase Hiroshi,JPX ; Hamai Shinji,JPX, Data recorder and method of access to data recorder.
상세보기
Boyd, William Todd; Joseph, Douglas J.; Recio, Renato John, Data reordering mechanism for high performance networks.
상세보기
Horikomi, Hitomi; Aoki, Yoshifumi, Data stream generation apparatus and method of same, variable length coded data stream generation apparatus and method of same, and camera system.
상세보기
Shimizu Toshiyuki,JPX, Data transfer system which determines a size of data being transferred between a memory and an input/output device.
상세보기
Lewis Timothy, Data transfer to a non-volatile storage medium.
상세보기
Taylor Craig, First-in, first-out integrated circuit memory device incorporating a retransmit function.
상세보기
Alexander, Thomas; Wong, David, Flexible FIFO system for interfacing between datapaths of variable length.
상세보기
Runaldue Thomas J. ; Dwork Jeffrey Roy, Full duplex buffer management and apparatus.
상세보기
Abu-Amara Hosame Hassan ; Kotamarti Venkat, High performance fault tolerant switching system for multimedia satellite and terrestrial communications networks.
상세보기
Ferguson Dennis C. ; Sindhu Pradeep S. ; Patel Rajiv N., High speed variable length best match look-up in a switching device.
상세보기
Stormon Charles D. ; Saleh Edward ; Troullinos Nikos B. ; Leong Raymond M., Instruction set for a content addressable memory array with read/write circuits and an interface register logic block.
상세보기
Manning, Troy A., Memory device command signal generator.
상세보기
Pradeep S. Sindhu ; Dennis C. Ferguson ; Bjorn O. Liencres ; Nalini Agarwal ; Hann-Hwan Ju ; Raymond Marcelino Manese Lim ; Rasoul Mirzazadeh Oskouy ; Sreeram Veeragandham, Memory organization in a switching device.
상세보기
Goodwin Paul M. (Littleton MA) Tatosian David A. (Stow MA) Smelser Donald (Bolton MA), Memory stream buffer with variable-size prefetch depending on memory interleaving configuration.
상세보기
Moyer William C. ; Arends John ; Scott Jeffrey W., Method and apparatus for interfacing a processor to a coprocessor.
상세보기
Irie Yasuhito (Tokyo JPX) Yamada Kenji (Tokyo JPX), Method and apparatus for performing priority control for cells in output buffer type ATM switch.
상세보기
Chapman Alan Stanley John,CAX ; Kung Hsiang-Tsung, Method and apparatus for re-ordering data packets in a network environment.
상세보기
Willmann Gert (Stuttgart DEX) Wippenbeck Matthias (Stuttgart DEX) Schrodi Karl (Heimsheim DEX), Method and facility for temporarily storing data packets, and exchange with such a facility.
상세보기
Harrison David Michael ; Ii Alison ; McCutcheon Dadario, Method and processing interface for transferring data between host systems and a packetized processing system.
상세보기
Chan Lee ; Hitesh Ahuja ; Robert F. Krick, Method and system for bypassing a fill buffer located along a first instruction path.
상세보기
Bass, Brian Mitchell; Calvignac, Jean Louis; Heddes, Marco C.; Siegel, Michael Steven; Verplanken, Fabrice Jean, Method and system for network processor scheduler.
상세보기
Sokolov Daniel John ; Williams Jeffrey L., Method for memory allocation in a disk drive employing a chunk array and identifying a first available element for write caching.
상세보기
Cotton Charles J. (Hopatcong NJ) Feldman Stuart I. (Harding Township ; Morris County NJ) Sincoskie Walter D. (Union Township ; Union County NJ), Multicast routing algorithm.
상세보기
Eng Kai Y. (Middletown NJ) Hluchyj Michael G. (Little Silver NJ) Yeh Yu S. (Freehold NJ), N-by-N “knockout”switch for a high-performance packet switching system with variable length packets.
상세보기
Brian Mitchell Bass ; Jean Louis Calvignac ; Marco C. Heddes ; Piyush Chunilal Patel ; Juan Guillermo Revilla ; Michael Steven Siegel ; Fabrice Jean Verplanken, Network processor, memory organization and methods.
상세보기
Pannell, Donald Robert, Network switch with head of line input buffer queue clearing.
상세보기
Barbas Steve N. ; Homberg Michael J., Network to network priority frame dequeuing.
상세보기
Kumar Vijay P. ; Lin Horng-Dar ; O'Neill Jay Henry ; Oechslin Philippe,CHX ; Ouellette ; III Edward Joseph, Packet network interface.
상세보기
Aimoto, Takeshi, Packet switch and switching method for switching variable length packets.
상세보기
Moriwaki, Norihiko; Wada, Mitsuhiro; Kozaki, Takahiko; Kasahara, Hiroaki, Packet switching apparatus with a common buffer.
상세보기
Agarwala, Sanjive; Robertson, Iain; Comisky, David A., Parallel transfer size calculation and annulment determination in transfer controller with hub and ports.
상세보기
Shiraki Osamu,JPX ; Koyanagi Yoichi,JPX ; Horie Takeshi,JPX ; Shimizu Toshiyuki,JPX ; Ishihata Hiroaki,JPX, Queue control apparatus including memory to save data received when capacity of queue is less than a predetermined thres.
상세보기
Bass, Brian Mitchell; Calvignac, Jean Louis; Heddes, Marco C.; Siegel, Michael Steven; Trombley, Michael Raymond; Verplanken, Fabrice Jean, Queue manager for a buffer.
상세보기
Batcher, Kenneth W., Queuing system using dual receive FIFO.
상세보기
Alfano, Vic, Reordering packets.
상세보기
Alfano, Vic, Reordering packets.
상세보기
Turner, Jonathan S.; Lenoski, Daniel E., Resequencing packets at output ports without errors using packet timestamps and timestamp floors.
상세보기
Henrion Michel A. R. (Brussels BEX), Resequencing system for a switching node.
상세보기
Dixon Jerry D. (Boca Raton FL) Farrell Robert H. (Coral Springs FL) Koperda Francis R. (Delray Beach FL), Serial storage interface apparatus for coupling a serial storage mechanism to a data processor input/output bus.
상세보기
Yamada Kenji (Tokyo JPX), Shared buffer memory switch for an ATM switching system and its broadcasting control method.
상세보기
Moon Heon-hee (Suwon-city KRX), Sync restoring method for variable-length decoding and apparatus thereof.
상세보기
Parry Raymond E. (Colorado Springs CO), Synchronous FIFO having an alterable buffer store.
상세보기
James David V. ; North Donald N. ; Stone Glen D., System for generating and sending a critical-world-first data response packet by creating response packet having data o.
상세보기
Haywood, Chris, System for head and tail caching.
상세보기
Alfano, Vic, System for reordering sequenced based packets in a switching network.
상세보기
Sterne Jason T.,CAX ; Carr David W.,CAX ; Chow Joey M. W.,CAX, Timing reference for scheduling data traffic on multiple ports.
상세보기
Varma Anujan ; Stiliadis Dimitrios, Traffic scheduling system and method for packet-switched networks.
상세보기
Henry Chow CA; Anthony Hung CA; Mark Janoska CA; Srinivasan Ramaswamy CA, Two-component bandwidth scheduler having application in multi-class digital communications systems.
상세보기
Girard Paul M. (Versailles FRX), Universal arrangement for the exchange of data between the memories and the processing devices of a computer.
상세보기
Roberts James S., Using multiple decoders and a reorder queue to decode instructions out of order.
상세보기
Hasley Lloyd A. (Carrollton TX), Variable length packet switching system.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Reordering packets 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (64)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Reordering packets 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (64)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트