Semiconductor devices with heterojunction barrier regions and methods of fabricating same
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/47
H01L-029/872
H01L-029/06
H01L-029/165
H01L-029/861
H01L-029/16
H01L-029/66
출원번호
US-0719412
(2010-03-08)
등록번호
US-8928108
(2015-01-06)
발명자
/ 주소
Zhang, Qingchun
출원인 / 주소
Cree, Inc.
대리인 / 주소
Withrow & Terranova, P.L.L.C.
인용정보
피인용 횟수 :
0인용 특허 :
175
초록▼
An electronic device includes a silicon carbide layer including an n-type drift region therein, a contact forming a junction, such as a Schottky junction, with the drift region, and a p-type junction barrier region on the silicon carbide layer. The p-type junction barrier region includes a p-type po
An electronic device includes a silicon carbide layer including an n-type drift region therein, a contact forming a junction, such as a Schottky junction, with the drift region, and a p-type junction barrier region on the silicon carbide layer. The p-type junction barrier region includes a p-type polysilicon region forming a P-N heterojunction with the drift region, and the p-type junction barrier region is electrically connected to the contact. Related methods are also disclosed.
대표청구항▼
1. An electronic device, comprising: a silicon carbide layer including an n-type drift region therein;a contact forming a Schottky junction with the drift region;a p-type junction barrier region on the silicon carbide layer, the p-type junction barrier region including a p-type polysilicon region fo
1. An electronic device, comprising: a silicon carbide layer including an n-type drift region therein;a contact forming a Schottky junction with the drift region;a p-type junction barrier region on the silicon carbide layer, the p-type junction barrier region including a p-type polysilicon region forming a P-N heterojunction with the drift region and the p-type junction barrier region being electrically connected to the contact; anda p-type minority injector pad in the drift region beneath the contact and electrically connected to the contact, wherein the p-type minority injector pad region is configured to begin to conduct minority carriers at a higher forward voltage than when the P-N heterojunction begins to conduct majority carriers, the p-type polysilicon region and the p-type minority injector pad in the drift region and protruding above an upper surface of the drift region into the contact, wherein the p-type minority injector pad protrudes above an upper surface of the drift region into the contact further than the p-type polysilicon region. 2. The electronic device of claim 1, wherein the Schottky junction between the contact and the drift region is configured to conduct current at a lower forward voltage than the P-N heterojunction between the junction barrier region and the drift region. 3. The electronic device of claim 2, wherein the contact forms an ohmic contact to the p-type polysilicon region, and wherein the P-N heterojunction between the junction barrier region and the drift region is configured to begin to conduct majority carriers at a higher forward voltage than a turn on voltage of the Schottky junction and at a lower voltage at which the P-N heterojunction between the junction barrier region and the drift region begins to inject minority carriers into the drift region. 4. The electronic device of claim 1, further comprising: a guard ring termination region at a surface of the silicon carbide layer laterally adjacent to the contact, wherein the guard ring termination region includes a second p-type polysilicon region on the drift region, the second p-type polysilicon region being electrically isolated from the contact under zero bias conditions. 5. The electronic device of claim 4, further comprising a junction termination region at the surface of the silicon carbide layer having a conductivity type opposite the conductivity type of the drift region, wherein the second p-type polysilicon region extends into the junction termination region. 6. The electronic device of claim 1, wherein the junction barrier region comprises a plurality of p-type polysilicon regions in the drift region. 7. The electronic device of claim 6, wherein the minority injector pad has a surface area in a horizontal plane parallel to a major surface of the silicon carbide layer that is larger than a surface area in the horizontal plane of one of the plurality of p-type polysilicon regions in the junction barrier region. 8. The electronic device of claim 6, wherein the minority carrier injector pad has a surface area in a horizontal plane parallel to a major surface of the silicon carbide layer that is at least about 10% of a surface area of the drift region in the horizontal plane below the contact. 9. The electronic device of claim 1, wherein the contact comprises a first contact, the device further comprising an n+ silicon carbide contact layer on the drift region opposite the contact, and a second contact on the contact layer. 10. An electronic device, comprising: a drift region having a first conductivity type;a contact on the drift region and forming a junction with the drift region;a junction barrier region on the drift region, the junction barrier region having a second conductivity type opposite the first conductivity type and including a heterojunction barrier region on the drift region, wherein the heterojunction barrier region forms a P-N heterojunction with the drift region and is in electrical contact with the contact; anda p-type minority injector pad in the drift region beneath the contact and electrically connected to the contact, the p-type minority injector pad region being configured to begin to conduct minority carriers at a higher forward voltage than when the P-N heterojunction begins to conduct majority carriers, wherein the junction between the contact and the drift region comprises a Schottky junction that is configured to conduct current at a lower forward voltage than the P-N heterojunction between the heterojunction barrier region and the drift region. 11. The electronic device of claim 10, further comprising: a guard ring termination region on the drift region and laterally adjacent to the junction, wherein the guard ring termination region includes a second heterojunction barrier region. 12. The electronic device of claim 10, wherein the heterojunction barrier region comprises a plurality of p-type polysilicon regions on the drift region. 13. The electronic device of claim 12, wherein the minority carrier injection pad has a width that is greater than a width of the junction barrier region. 14. The electronic device of claim 12, wherein the minority injector pad has a horizontal surface area that is larger than a horizontal surface area of one of the plurality of p-type polysilicon regions in the junction barrier region. 15. The electronic device of claim 10, wherein the drift region comprises n-type silicon carbide and the heterojunction barrier region comprises p-type polysilicon. 16. The electronic device of claim 10, wherein the drift region comprises n-type silicon carbide and the heterojunction barrier region comprises p-type gallium nitride. 17. The electronic device of claim 10, further comprising: a termination region at a surface of the drift region and defining an active region of the device within the termination region;wherein a ratio of a surface area of the active region occupied by the heterojunction barrier regions to a total surface area of the active region is about 2% to about 40%. 18. The electronic device of claim 17, wherein the ratio of the surface area of the active region occupied by the heterojunction barrier regions to the total surface area of the active region is about 10% to about 30%. 19. The electronic device of claim 17, wherein the ratio of the surface area of the active region occupied by the heterojunction barrier regions to the total surface area of the active region is about 20% to about 30%. 20. An electronic device, comprising: a silicon carbide layer including a drift region having a first conductivity type;a contact on a surface of the drift region and forming a junction with the drift region;a junction barrier region on the drift region, the junction barrier region having a second conductivity type opposite the first conductivity type and including a heterojunction barrier region on the drift region, wherein the heterojunction barrier region forms a P-N heterojunction with the drift region and is in electrical contact with the contact;a p-type minority injector pad on the drift region beneath the contact and electrically connected to the contact, the p-type minority injector pad region being configured to begin to conduct minority carriers at a higher forward voltage than when the P-N heterojunction begins to conduct majority carriers; anda beveled edge termination terminating the surface of the drift region proximate an edge of the contact. 21. The electronic device of claim 1, wherein the p-type minority injector pad comprises polysilicon. 22. The electronic device of claim 1, wherein the P-N heterojunction between the junction barrier region and the drift region is configured to begin to conduct majority carriers at a higher forward voltage than a turn on voltage of the Schottky junction. 23. The electronic device of claim 1, wherein the p-type polysilicon region has an upper portion that extends laterally onto the upper surface of the drift region at a greater width than a portion of the p-type polysilicon region in the drift region, and wherein the p-type minority injector pad has an upper portion that extends laterally onto the upper surface of the drift region at a greater width than a portion of the p-type minority injector pad in the drift region. 24. The electronic device of claim 10, wherein the P-N heterojunction between the junction barrier region and the drift region is configured to begin to conduct majority carriers at a higher forward voltage than a turn on voltage of the junction between the contact and the drift region.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (175)
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
Gardner Mark I. ; Hause Fred N. ; Fulford ; Jr. H. Jim, CMOS integrated circuit formed by using removable spacers to produce asymmetrical NMOS junctions before asymmetrical PMO.
Blanco, Paul William; Carrier, Allen Mark; Eason, Michael Douglas; Gore, Christopher Gerald; Roberts, Sarah Louise; Roth, Stephane Patrick; Maxim, Jr., Joseph Steven, Fabric softening composition comprising a polymeric viscosity modifier.
Bakowski Mietek,SEX ; Gustafsson Ulf,SEX ; Rottner Kurt,SEX ; Savage Susan,SEX, Fabrication of a SiC semiconductor device comprising a pn junction with a voltage absorbing edge.
Brown Dale M. (Schenectady NY) Michon Gerald J. (Waterford NY) Krishnamurthy Vikram B. (Latham NY) Kretchmer James W. (Ballston Spa NY), Fabrication of silicon carbide integrated circuits.
Khan Muhammed A. (White Bear Lake) VanHove James M. (Eagan) Kuznia Jon N. (Fridley) Olson Donald T. (Circle Pines MN), High electron mobility transistor with GaN/AlxGa1-xN heterojunctions.
Shimoida,Yoshio; Kaneko,Saichirou; Tanaka,Hideaki; Hoshi,Masakatsu; Throngnumchai,Kraisom; Mihara,Teruyoshi; Hayashi,Tetsuya, High reverse voltage silicon carbide diode and method of manufacturing the same high reverse voltage silicon carbide diode.
Miyata Koichi (Kobe JPX) Saito Kimitsugu (Kobe NC JPX) Dreifus David L. (Cary NC) Stoner Brian R. (Raleigh NC), Highly oriented diamond film field-effect transistor.
Kong Hua-Shuang (Raleigh NC) Glass Jeffrey T. (Apex NC) Davis Robert F. (Raleigh NC), Homoepitaxial growth of Alpha-SiC thin films and semiconductor devices fabricated thereon.
Moise Theodore S. ; Xing Guoqiang ; Visokay Mark ; Gaynor Justin F. ; Gilbert Stephen R. ; Celii Francis ; Summerfelt Scott R. ; Colombo Luigi, Integrated circuit and method.
Smrtic Mark A. (Stoneham MA) Molnar George M. (Flemington NJ) Lapham Jerome F. (Groton MA), Integrated circuit metal-oxide-metal capacitor and method of making same.
Shah,Pankaj B., Interacting current spreader and junction extender to increase the voltage blocked in the off state of a high power semiconductor device.
Smayling Michael C. (Missouri City TX) Torreno ; Jr. deceased Manuel J. (late of Houston TX by Arlene Torreno ; executrix) Falessi George (Villeneuve-Loubet FRX), LDMOS transistor with self-aligned source/backgate and photo-aligned gate.
Williams Richard K. ; Darwish Mohamed ; Grabowski Wayne ; Cornell Michael E., Low resistance power MOSFET or other device containing silicon-germanium layer.
Harris Christopher,SEX ; Konstantinov Andrei,SEX ; Janzen Erik,SEX, Method for introduction of an impurity dopant in SiC, a semiconductor device formed by the method and a use of highly d.
Tsui Paul G. Y. ; Tseng Hsing-Huang ; Bhat Navakanta ; Chen Ping, Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region.
Ghezzo Mario (Ballston Lake NY) Chow Tat-Sing P. (Schenectady NY) Kretchmer James W. (Ballston Spa NY) Saia Richard J. (Schenectady NY) Hennessy William A. (Niskayuna NY), Method of fabricating a self-aligned DMOS transistor device using SiC and spacers.
Singh Ranbir ; Agarwal Anant K. ; Ryu Sei-Hyung, Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices.
Paul Chang ; Geeng-Chuan Chern ; Wayne Y. W. Hsueh ; Vladimir Rodov, Method of fabricating power rectifier device to vary operating parameters and resulting device.
Kong Hua-Shuang (Raleigh NC) Carter ; Jr. Calvin H. (Cary NC), Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon car.
Khan Muhammad A. (White Bear Lake MN) VanHove James M. (Eagan MN) Kuznia Jon N. (Fridley MN) Olson Donald T. (Circle Pines MN), Method of making a high electron mobility transistor.
Kumar Rajesh,JPX ; Naito Masami,JPX ; Nakamura Hiroki,JPX ; Takeuchi Yuichi,JPX, Method of manufacturing silicon carbide semiconductor device using active and inactive ion species.
Sei-Hyung Ryu ; Joseph J. Sumakeris ; Anant K. Agarwal ; Ranbir Singh, Methods of fabricating silicon carbide inversion channel devices without the need to utilize P-type implantation.
Korman Charles S. (Schenectady NY) Baliga Bantval J. (Raleigh NC) Chang Hsueh-Rong (Scotia NY), Multicellular FET having a Schottky diode merged therewith.
Anderson Wayne A. (Hamburg NY) Jia Quanxi (Los Alamos NM) Yi Junsin (Amherst NY) Chang Lin-Huang (Tonawanda NY), Nanocrystalline layer thin film capacitors.
Agarwal Anant K. (Monroeville PA) Siergiej Richard R. (Irwin PA) Brandt Charles D. (Mt. Lebanon PA) White Marvin H. (Bethlehem PA), Non-volatile random access memory cell constructed of silicon carbide.
Narwankar Pravin K. ; Sahin Turgut ; Redinbo Gregory F. ; Liu Patricia M. ; Tran Huyen T., Post deposition treatment of dielectric films for interface control.
Rodov, Vladimir; Chang, Paul; Bao, Jianren; Hsueh, Wayne Y. W.; Chiang, Arthur Ching-Lang; Chern, Geeng-Chuan, Power diode having improved on resistance and breakdown voltage.
Ryu, Sei-Hyung; Agarwal, Anant; Das, Mrinal Kanti; Lipkin, Lori A.; Palmour, John W.; Singh, Ranbir, SILICON CARBIDE POWER METAL-OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS HAVING A SHORTING CHANNEL AND METHODS OF FABRICATING SILICON CARBIDE METAL-OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS HAVING.
Henning, Jason Patrick; Zhang, Qingchun; Ryu, Sei-Hyung; Agarwal, Anant; Palmour, John Williams; Allen, Scott, Schottky diode employing recesses for elements of junction barrier array.
Suvorov Alexander ; Palmour John W. ; Singh Ranbir, Self-aligned methods of fabricating silicon carbide power devices by implantation and lateral diffusion.
Ghezzo Mario ; Chow Tat-Sing Paul ; Kretchmer James William ; Saia Richard Joseph ; Hennessy William Andrew, Self-aligned transistor device including a patterned refracting dielectric layer.
Friedrichs, Peter; Peters, Dethard; Schoerner, Reinhold, Semiconductor device made from silicon carbide with a Schottky contact and an ohmic contact made from a nickel-aluminum material.
Kan Takashi (Saitama JPX) Wakatabe Masaru (Saitama JPX) Tanaka Mitsugu (Saitama JPX) Kunori Shinji (Saitama JPX) Sugiyama Akira (Saitama JPX), Semiconductor rectifier having high breakdown voltage and high speed operation.
Wakatabe Masaru (Saitama JPX) Tanaka Mitsugu (Saitama JPX) Kunori Shinji (Saitama JPX), Semiconductor rectifier having high breakdown voltage and high speed operation.
Schorner Reinhold,DEX ; Stephani Dietrich,DEX ; Peters Dethard,DEX ; Friedrichs Peter,DEX, Semiconductor structure having a predetermined alpha-silicon carbide region, and use of this semiconductor structure.
Bakowsky Mietek,SEX ; Bijlenga Bo,SEX ; Gustafsson Ulf,SEX ; Harris Christopher,SEX ; Savage Susan,SEX, SiC Semiconductor device comprising a pn Junction with a voltage absorbing edge.
Shah, Pankaj B., Silicon carbide (SiC) gate turn-off (GTO) thyristor structure for higher turn-off gain and larger voltage blocking when in the off-state.
Ryu, Sei-Hyung, Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Degenhardt Charles R. (The Procter & Gamble Company ; Miami Valley Laboratories ; P.O. Box 398707 Cincinnati OH 45239-8707) Kozikowski Barbara A. (The Procter & Gamble Company ; Miami Valley Laborato, Use of a carboxy-substituted polymer to inhibit plaque formation without tooth staining.
Edmond John A. (Cary NC) Bulman Gary E. (Cary NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC), Vertical geometry light emitting diode with group III nitride active layer and extended lifetime.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.