[특허]Configuration context switcher with a latch

Configuration context switcher with a latch 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H03K-019/173 G06F-007/38 H01L-025/00 H03K-019/177 G06F-015/78 G11C-007/10
출원번호	US-0666211 (2012-11-01)
등록번호	US-8970250 (2015-03-03)
발명자 / 주소	Voogel, Martin Redgrave, Jason Chandler, Trevis
출원인 / 주소	Tabula, Inc.
대리인 / 주소	Adeli LLP
인용정보	피인용 횟수 : 0 인용 특허 : 122

초록 ▼

Some embodiments provide an IC with configuration context switchers. The IC includes several configurable circuits, each of which configurably performs one of several operations at any given time, based on the configuration data set that it receives at that time. The IC includes several storage circuits for storing several configuration data sets for each of the configurable circuits. The IC also includes a context switching interconnect circuit for switchably connecting the configurable circuit to different sets of storage circuits to receive different sets of configuration data sets. The context switcher includes one or more stages for re-timing the data coming from the configuration storage elements. The stages can include interconnect circuitry or storage circuitry. Some embodiments build one of the stages in the configuration data storage elements. Some embodiments encode the configuration data bits and hence utilize a decoder in the context switcher to decode the encoded configuration data.

대표청구항 ▼

1. An integrated circuit (IC) comprising: a plurality of storage circuits for storing a plurality of configuration data sets;an interconnect circuit for retrieving different sets of configuration data from the plurality of storage circuits, wherein the retrieved configuration data set comprises a bit for toggling a current state of the interconnect circuit, wherein the interconnect circuit switches to a logic state that is opposite to the current state when the bit for toggling the current state is at a first logic level, wherein the interconnect circuit maintains the current state when the bit for toggling the current state is at a second logic level that is opposite of the first logic level; anda configurable circuit for configurably performing one of a plurality of operations based on the current state of the interconnect circuit. 2. The IC of claim 1, wherein the bit for toggling the current state of the interconnect circuit is a physical bit that is pre-charged to logic high when the interconnect circuit is not retrieving a stored set of configuration data from the plurality of storage circuits. 3. The IC of claim 2, wherein the physical bit is driven by the content of the storage circuits when the interconnect circuit is retrieving a stored set of configuration data from the plurality of storage circuits. 4. The IC of claim 1, wherein the interconnect circuit comprises an unclocked storage element for storing the current state of the interconnect circuit. 5. The IC of claim 4, wherein the unclocked storage element is a toggle latch. 6. The IC of claim 1, wherein the interconnect circuit switches to a logic state that is opposite to the current state when the bit for toggling the current state is at logic low. 7. The IC of claim 1, wherein the interconnect circuit maintains the current state when the bit for toggling the current state is at logic high. 8. A method comprising: configuring a configurable circuit to perform an operation based on a current state of an unclocked state element, the unclocked state element having a connection to a set of storage circuits;toggling the current state of the unclocked state element to switch to an alternate logic state that is opposite to the current state when the connection is driven to a first logic state; andmaintaining the current state of the unclocked state element when the connection is driven to a second logic state that is opposite of the first logic state. 9. The method of claim 8, wherein the first logic state is logic low and the second logic state is logic high. 10. The method of claim 8 further comprising maintaining the current state of the unclocked state element when the connection is pre-charged to the second logic state. 11. The method of claim 8 further comprising maintaining the current state of the unclocked state element when the connection is not driven by the content of the set of the storage circuits. 12. The method of claim 8, wherein the unclocked state element is a toggle latch. 13. An integrated circuit (IC) comprising: an unclocked state element for switchably receiving different configuration data sets, the unclocked state element having a current state, wherein each received configuration data set has a bit for toggling the current state of the unclocked state element, wherein the unclocked state element switches to a logic state that is opposite to the current state when the bit for toggling the current state is at a first logic level, wherein the unclocked state element maintains the current state when the bit for toggling the current state is at a second logic level that is opposite of the first logic level; anda configurable circuit for configurably performing one of a plurality of operations based on the state of the unclocked state element. 14. The IC of claim 13, wherein the unclocked state element changes the current state when the bit for toggling the current state is at logic low. 15. The IC of claim 13, wherein the unclocked state element maintains the current state when the bit for toggling the current state is at logic high. 16. The IC of claim 13, wherein the unclocked state element maintains the current state when the bit for toggling the current state is pre-charged to logic high. 17. The IC of claim 13, wherein the unclocked state element is a toggle latch. 18. The IC of claim 13 further comprising a set of storage circuits for storing the different configuration data sets. 19. The IC of claim 18, wherein the unclocked state element maintains the current state when it is not receiving configuration data from the set of storage circuits. 20. The IC of claim 13, wherein the unclocked state element is a part of an interconnect circuit for retrieving the different configuration data sets for configuring the configurable circuit.

이 특허에 인용된 특허 (122)

Houston,Theodore W.; Deng,Xiaowei, Bit line control for low power in standby.
상세보기
Mason William R. ; Amerson Frederic C., Block segmentation of configuration lines for fault tolerant programmable logic device.
상세보기
Kamp,Winfried; Koeppe,Siegmar; Scheppler,Michael, Circuit arrangement for supplying configuration data in FPGA devices.
상세보기
Lo, William, Circuit for reducing pin count of a semiconductor chip and method for configuring the chip.
상세보기
Schmit,Herman; Redgrave,Jason, Clock distribution in a configurable IC.
상세보기
Cliff Richard G., Coarse-grained look-up table architecture.
상세보기
Tang, Robin, Complete refresh scheme for 3T dynamic random access memory cells.
상세보기
Teig, Steven; Redgrave, Jason, Configurable IC with error detection and correction circuitry.
상세보기
Teig,Steven; Schmit,Herman; Redgrave,Jason; Chandra,Vikas, Configurable IC with interconnect circuits that also perform storage operations.
상세보기
Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu, Configurable IC with routing circuits with offset connections.
상세보기
Teig, Steven; Caldwell, Andrew; Redgrave, Jason, Configurable ICs that conditionally transition through configuration data sets.
상세보기
R챕blewski,Fr챕d챕ric; Lepape,Olivier, Configurable circuit with configuration data protection features.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's and systems.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
상세보기
Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
상세보기
Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
상세보기
Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
상세보기
Teig, Steven; Redgrave, Jason; Horel, Timothy, Configurable integrated circuit with error correcting circuitry.
상세보기
Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
상세보기
Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
상세보기
Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
상세보기
Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
상세보기
Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
상세보기
Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
상세보기
Guzman,Mario; Lane,Chris; Lee,Andy L.; Ngo,Ninh, Configuration shift register.
상세보기
Snyder, Warren, Configuring digital functions in a digital configurable macro architecture.
상세보기
Iadanza Joseph A., Cross-coupled bitline segments for generalized data propagation.
상세보기
Trimberger Stephen M., DRAM memory cell for programmable logic devices.
상세보기
McLaury Loren L., Data transfer circuit in a memory device.
상세보기
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
상세보기
Altaf, K. Risa, Driver circuitry for programmable logic devices with hierarchical interconnection resources.
상세보기
Yee, Gin S.; Trivedi, Pradeep R.; Siegel, Joseph R., Dual edge-triggered flip-flop design with asynchronous programmable reset.
상세보기
Jiang Ching-Lin (Dallas TX) Williams Clark R. (Plano TX), Dual storage cell memory.
상세보기
Kant,Shree; Tam,Kenway; Kongetira,Poonacha P.; Lin,Yuan Jung D; Liu,Zhen W.; Aingaran,Kathirgamar, Efficient method of data transfer between register files and memories.
상세보기
Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
상세보기
Trimberger,Stephen M.; Lesea,Austin H.; Curd,Derek R., FPGA configuration memory with built-in error correction mechanism.
상세보기
Carberry, Richard A.; Young, Steven P.; Bauer, Trevor J., FPGA lookup table with speed read decoder.
상세보기
Pi, Tao; Crotty, Patrick J., FPGA lookup table with transmission gate structure for reliable low-voltage operation.
상세보기
Kean Thomas A.,GB6 ITX EH88JQ ; Wilkie William A.,GB6 ITX EH106AP, FPGA with parallel and serial user interfaces.
상세보기
Lambrache,Emil; Froemming,Benjamin F., Fast read port for register file.
상세보기
Madurawe, Raminda U., Field programmable gate array with convertibility to application specific integrated circuit.
상세보기
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
상세보기
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
상세보기
Rees, David Brian, Functionality change by bond optioning decoding.
상세보기
Gaide, Brian C.; Young, Steven P., Gating logic circuits in a self-timed integrated circuit.
상세보기
Bauer, Trevor J., High-speed lookup table circuits and methods for programmable logic devices.
상세보기
Hutchings,Brad; Schmit,Herman; Teig,Steven, Hybrid configurable circuit for a configurable IC.
상세보기
Coppola, Alan J.; Stanley, Joel; Wilton, Steven J. E., Interface scheme for connecting a fixed circuitry block to a programmable logic core.
상세보기
Kazunori Maeda JP, Logical circuit for serializing and outputting a plurality of signal bits simultaneously read from a memory cell array or the like.
상세보기
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
상세보기
Ma, Lin; Chen, Wenliang, Low leakage current SRAM array.
상세보기
Lin, Shih-Chin, Low leakage current static random access memory.
상세보기
Chen,Sho Mo; Ye,Fei; Yang,Feng, Low power memory sub-system architecture.
상세보기
Furumochi Kazuto,JPX ; Seino Junji,JPX, MOS static RAM with improved soft error resistance; high-level supply voltage drop detection circuit and complementary.
상세보기
D\Souza Godrey P. (San Jose CA), Memory cell with power supply induced reversed-bias pass transistors for reducing off-leakage current.
상세보기
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
상세보기
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
상세보기
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
상세보기
McLaury Loren L. (Boise ID), Memory with isolated digit lines.
상세보기
Redgrave, Jason; Schmit, Herman, Method and apparatus for accessing contents of memory cells.
상세보기
Redgrave,Jason; Schmit,Herman, Method and apparatus for accessing contents of memory cells.
상세보기
Redgrave, Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
상세보기
Redgrave,Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
상세보기
Caldwell, Andrew; Schmit, Herman; Teig, Steven, Method and apparatus for decomposing functions in a configurable IC.
상세보기
Caldwell, Andrew; Teig, Steven, Method and apparatus for function decomposition.
상세보기
Trimberger,Stephen M., Method and apparatus for multiple context and high reliability operation of programmable logic devices.
상세보기
Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
상세보기
Redgrave, Jason, Method and apparatus for reduced power cell.
상세보기
Redgrave,Jason, Method and apparatus for reduced power cell.
상세보기
Doyle Stephen J., Method and apparatus for support of multiple memory types in a single memory socket architecture.
상세보기
Erickson Charles R. (Fremont CA) Hung Lawrence Cy-Wei (Los Gatos CA), Method and structure for loading data into several IC devices.
상세보기
Gould Scott W. (So. Burlington VT), Method and system for enhanced drive in programmmable gate arrays.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
상세보기
Rao G.R. Mohan, Methods and circuits for single-memory cell multivalue data storage.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
상세보기
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
상세보기
Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Non-sequentially configurable IC.
상세보기
Rohe,Andre; Teig,Steven, Operational cycle assignment in a configurable IC.
상세보기
Rohe,Andre; Teig,Steven; Schmit,Herman; Redgrave,Jason; Caldwell,Andrew, Operational time extension.
상세보기
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
상세보기
Iadanza Joseph Andrew ; Keyser ; III Frank Ray, Programmable bit line drive modes for memory arrays.
상세보기
Madurawe,Raminda Udaya, Programmable interconnect structures.
상세보기
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
상세보기
Pham,Tien; Chirania,Manoj; Kondapalli,Venu M.; Young,Steven P., Programmable logic block with carry chains providing lookahead functions of different lengths.
상세보기
New Bernard J., Programmable logic device having a composable memory array overlaying a CLB array.
상세보기
New Bernard J. ; Carberry Richard A., Programmable logic device having configurable logic blocks with user-accessible input multiplexers.
상세보기
Ong Randy T. (Cupertino CA), Programmable logic device which stores more than one configuration and means for switching configurations.
상세보기
Masui, Shoichi; Oura, Michiya; Ninomiya, Tsuzumi; Yokozeki, Wataru; Mukaida, Kenji, Programmable logic device with ferroelectric configuration memories.
상세보기
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
상세보기
Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Reading configuration data from internal storage node of configuration storage circuit.
상세보기
Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different looperness.
상세보기
Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
상세보기
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
상세보기
Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration.
상세보기
Vadi,Vasisht Mantra; Schultz,David P.; Logue,John D.; McGrath,John; Collins,Anthony; Goetting,F. Erich, Reconfiguration port for dynamic reconfiguration--sub-frame access for reconfiguration.
상세보기
Silla, Mark Allen; Piejko, Arthur R; Brauer, Michael Louis; Williams, III, Gerard Richard, Reducing leakage current in a memory device.
상세보기
Sasaki Takayoshi (Tokyo JPX) Miura Katsumi (Tokyo JPX), Register circuit for copying contents of one register into another register.
상세보기
Khellah, Muhammad; De, Vivek; Somasekhar, Dinesh; Ye, Yibin, SRAM array with dynamic voltage for reducing active leakage power.
상세보기
Deng, Xiaowei; Houston, Theodore W., SRAM device and a method of powering-down the same.
상세보기
Wrona, John C.; Wilson, Reed S., School observation and supervisory system.
상세보기
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
상세보기
Maeda,Noriaki; Shinozaki,Yoshihiro; Yamaoka,Masanao; Shimazaki,Yasuhisa; Isoda,Masanori; Nii,Koji, Semiconductor integrated circuit device.
상세보기
Nakamura Kazuyuki (Tokyo JPX), Semiconductor integrated circuit device having step-down circuit associated with component circuits arranged in low-powe.
상세보기
Takemura, Takashi, Semiconductor memory device operating in low power supply voltage and low power consumption.
상세보기
Ahn, Jin-Hong; Hong, Sang-Hoon; Kim, Se-Jun; Ko, Jae-Bum, Semiconductor memory device with reduced data access time.
상세보기
Iwaki Hiroaki,JPX ; Kumagai Kouichi,JPX, Semiconductor memory device with several access enabled using single port memory cell.
상세보기
Joshi, Rajiv V., Storage array such as a SRAM with reduced power requirements.
상세보기
Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
상세보기
Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
상세보기
Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
상세보기
Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
상세보기
Redgrave,Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
상세보기
Sasakura,Takahiro, Storage system comprising logical circuit configured in accordance with information in memory on PLD.
상세보기
Chen Nang-Ping ; Ko Robert J. ; Li Jeong-Tyng ; Huang Thomas B. ; Wang Ming-Yang, Structure and method for providing reconfigurable emulation circuit.
상세보기
Zhou,Shi dong, Structures and methods of implementing a pass gate multiplexer with pseudo-differential input signals.
상세보기
Elftmann, Daniel; Speers, Theodore; Kundu, Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
상세보기
Gould Scott Whitney (Burlington VT), System for enhanced drive in programmable gate arrays.
상세보기
Tan Charles M. C., Time multiplexing a plurality of configuration settings of a programmable switch element in a FPGA.
상세보기
Schmit,Herman; Teig,Steven, VPA logic circuits.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Configuration context switcher with a latch 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (122)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Configuration context switcher with a latch 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (122)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트