Resistor structure for a non-volatile memory device and method
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/00
H01L-049/02
G11C-011/22
G11C-013/00
H01L-027/24
H01L-045/00
출원번호
US-0739283
(2013-01-11)
등록번호
US-9129887
(2015-09-08)
발명자
/ 주소
Jo, Sung Hyun
출원인 / 주소
Crossbar, Inc.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
0인용 특허 :
122
초록▼
A non-volatile resistive switching memory device. The device includes a first electrode, a second electrode, a switching material in direct contact with a metal region of the second electrode, and a resistive material disposed between the second electrode and the switching material. The resistive ma
A non-volatile resistive switching memory device. The device includes a first electrode, a second electrode, a switching material in direct contact with a metal region of the second electrode, and a resistive material disposed between the second electrode and the switching material. The resistive material has an ohmic characteristic and a resistance substantially the same as an on state resistance of the switching device. The resistive material allows for a change in a resistance of the switching material upon application of voltage pulse without time delay and free of a reverse bias after the voltage pulse. The first voltage pulse causes a programming current to flow from the second electrode to the first electrode. The resistive material further causes the programming current to be no greater than a predetermined value.
대표청구항▼
1. A method of forming a memory device, comprising: providing a semiconductor substrate having a surface region;forming a first dielectric material overlying the surface region of the semiconductor substrate;forming a first electrode material layer overlying the first dielectric material;forming a r
1. A method of forming a memory device, comprising: providing a semiconductor substrate having a surface region;forming a first dielectric material overlying the surface region of the semiconductor substrate;forming a first electrode material layer overlying the first dielectric material;forming a resistive material layer overlying the first electrode material;forming a metal material layer overlying the resistive material;forming a resistive switching material layer overlying the metal material layer, wherein such resistive switching material layer comprises an amorphous silicon material;forming an interface layer between and in ohmic contact with both the metal material layer and the resistive switching material layer, wherein such interface layer comprises conductive polycrystalline silicon;subjecting the layers of the first electrode material, the resistive material, the metal material, the interface and the resistive switching material to a first pattern and etch process to form a first structure and a first electrode structure, the first structure and the first electrode structure being elongated in shape and extending in a first direction;subjecting the first structure to a second pattern and etch process to form a second structure comprising one or more switching elements and one or more resistors associated with the one or more switching elements, respectively;forming a second electrode structure extending in a second direction spatially perpendicular to the first electrode structure, overlying and in ohmic contact with at least the second structure; andforming one or more switching devices from at least the first electrode structure, the one or more switching elements, the one or more resistors associated with the one or more switching elements, respectively, and the second electrode structure, wherein a resistor from the one or more resistors limits a programming current in a respective switching element from the one or more switching elements to be no greater than a predetermined current upon application of a programming voltage to an electrode from the second electrode structure that is coupled to the respective switching element, and wherein the resistor is characterized by a resistance substantially similar to the on state resistance of the respective switching element, such that an erase voltage of the switching element is increased to about a write voltage of the switching element. 2. The method of claim 1 wherein the resistor forms a series resistor coupled to the respective switching element. 3. The method of claim 2 wherein the series resistor causes a current compliance for the respective switching device. 4. The method of claim 1 wherein the respective switching element is characterized by an on state resistance and an off state resistance. 5. The method of claim 4 wherein the respective switching element comprises a plurality of metal particles derived from the second electrode from the second electrode structure. 6. The method of claim 5 wherein the second electrode structure comprises a metal selected from a group consisting of: silver, platinum, palladium, gold, and nickel. 7. The method of claim 5wherein the plurality of metal particles derived from the electrode forms a filament structure within the respective switching element;wherein a first length for the filament structure is associated with the on state resistance; andwherein a second length for the filament structure is associated with the off state resistance. 8. The method of claim 5 wherein the resistive switching material is initially formed substantially free from the plurality of metal particles. 9. The method of claim 1 wherein the conductive polycrystalline silicon containing layer comprises a p-doped polysilicon material. 10. A method for forming a plurality of memory devices comprising: forming a first electrode material overlying the first dielectric material;forming a resistive material overlying the first electrode material;forming a metal material overlying the resistive material;forming a resistive switching material overlying the metal material comprising an amorphous silicon material layer;forming a metal material to resistive switching material interface layer between and in ohmic contact with the metal material, the amorphous silicon material layer comprising conductive polycrystalline silicon;subjecting the resistive material, the metal material, the metal material to resistive switching material interface layer and the resistive switching material to a first pattern and etch process to form a first structure, and subjecting the first electrode material to the first pattern and etch process to form a first electrode structure, wherein the first electrode structure is elongated in shape and extends in a first direction;subjecting the first structure to a second pattern and etch process to form a second structure comprising a plurality of switching elements and a respective plurality of resistors associated with the plurality of switching;forming a second electrode structure extending in a second direction spatially perpendicular to the first direction, overlying and in ohmic contact with the second structure; andwherein a plurality of memory devices are formed from the first electrode structure, the plurality of switching elements, the respective plurality of resistors, and the second electrode structure; andwherein the respective plurality of resistors are configured to limit programming current in the plurality of switching elements to be no greater than programming currents associated with the plurality of switching elements, wherein the plurality of switching elements are characterized by an on state resistance and an off state resistance, wherein the plurality of resistors are characterized by resistances substantially similar to the on state resistance, such that an erase voltage of the plurality of switching elements is increased to about a write voltage of the plurality of switching elements. 11. The method of claim 10 wherein the respective plurality of resistors are coupled in series to the plurality of switching elements. 12. The method of claim 11 wherein the respective plurality of resistors causes a current compliance in the plurality of switching devices. 13. The method of claim 10 wherein the plurality of switching elements comprises a plurality of metal particles derived from the second electrode structure. 14. The method of claim 13 wherein the second electrode structure comprises a metal selected from a group consisting of: silver, platinum, palladium, gold, and nickel. 15. The method of claim 13wherein the respective plurality of metal particles that are derived from the second electrode structure form filament structures within the plurality of switching elements;wherein first lengths for the filament structures are associated with the on state resistance;wherein second lengths for the filament structures are associated with the off state resistance; andwherein the first lengths exceed the second lengths. 16. The method of claim 13 wherein the resistive switching material is initially formed substantially free from the plurality of metal particles. 17. The method of claim 10 wherein the conductive polycrystalline silicon containing layer comprises a p-doped polysilicon material.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (122)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.