Maintaining optimum voltage supply to match performance of an integrated circuit
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-001/04
G06F-001/24
G06F-011/00
G06F-001/32
출원번호
US-0744916
(2007-05-07)
등록번호
US-9134782
(2015-09-15)
발명자
/ 주소
Reddy, Sreenivas Aerra
Arulanandam, Srinivasan
Rajaraman, Venkataraman
출원인 / 주소
NVIDIA CORPORATION
인용정보
피인용 횟수 :
1인용 특허 :
228
초록▼
Power supply voltage to an integrated circuit (IC) or a portion of an IC is maintained at an optimum level matching the IC performance. Voltage ranges and delay measures for corresponding operating frequencies are stored in tables in a voltage control block. When a new frequency of operation is desi
Power supply voltage to an integrated circuit (IC) or a portion of an IC is maintained at an optimum level matching the IC performance. Voltage ranges and delay measures for corresponding operating frequencies are stored in tables in a voltage control block. When a new frequency of operation is desired, the voltage control block measures delay performance of the IC, and sets the supply voltage to a value specified in a corresponding entry in a table. The voltage control block then continues to measure delay performance, and dynamically adjusts the power supply voltage to an optimum value thereby minimizing power consumption.
대표청구항▼
1. A method of providing voltage to an integrated circuit (IC), said method comprising: accessing a look-up table comprising values of a plurality of operating frequencies of said IC, a plurality of acceptable supply voltage ranges, and a plurality of predetermined delay measures, wherein each opera
1. A method of providing voltage to an integrated circuit (IC), said method comprising: accessing a look-up table comprising values of a plurality of operating frequencies of said IC, a plurality of acceptable supply voltage ranges, and a plurality of predetermined delay measures, wherein each operating frequency is associated with a respective supply voltage of said plurality of supply voltages, and further with a respective acceptable voltage range and with a respective predetermined delay measures;setting a supply voltage value to a selected value based on a selected operating frequency of said IC and based on said look-up table, wherein said supply voltage value is within an acceptable voltage range associated with said selected operating frequency;measuring a delay performance of said IC associated with said selected value;comparing said delay performance to a predetermined delay measure associated with said selected operating frequency;lowering said supply voltage value to a voltage value below said selected value if said delay performance is greater than said predetermined delay measure;increasing said supply voltage value to a voltage value higher than said selected value if said delay performance is less than said predetermined delay measure; andperforming said measuring more than once and in response thereto performing said lowering and said increasing respectively if said selected operating frequency remains unchanged. 2. The method of claim 1, wherein said performing comprises performing said measuring periodically. 3. The method of claim 2, wherein said look-up table is selected from a plurality of look-up tables, wherein each of said plurality of look-up table is associated with a corresponding process corner, and wherein said look-up table is selected prior to said setting. 4. The method of claim 1, wherein said increasing and said lowering are performed in accordance with hysteresis to reduce oscillations in a closed-loop feedback system. 5. The method as described by claim 1, wherein said predetermined delay measure associated with said selected operating frequency is determined during fabrication of said IC. 6. The method as described by claim 1, wherein said lowering and said increasing is based on a granularity level of a power measurement unit. 7. The method of claim 3, wherein said plurality of tables is stored in a register bank comprised in said IC. 8. The method of claim 3, wherein said plurality of tables is stored in a memory comprised in said IC. 9. The method of claim 3, wherein said plurality of tables is hardcoded during fabrication of said IC. 10. The method of claim 3, wherein said plurality of tables is downloaded from an external storage with respect to said IC. 11. The method of claim 1, wherein said lowering said supply voltage value comprises: selecting a voltage value below said selected value according to an exponential relationship between said selected value and said voltage value below said selected value; andsetting said supply voltage value to said voltage value below said selected value. 12. The method of claim 1 wherein said predetermined delay measure is determined during testing after fabrication of said integrated circuit. 13. A system comprising: a processing unit operable to execute instructions;a power management unit (PMU) coupled to said processing unit;a voltage control block coupled to said processing unit and said PMU, wherein said voltage control block comprises: a look-up table storing values of a plurality of operating frequencies of said processing unit, a plurality of acceptable voltage ranges, and a plurality of predetermined delay measures of said processing unit, wherein each operating frequency is associated with a respective acceptable voltage range and with a respective predetermined delay measure in said look-up;a ring oscillator operable to measure a delay performance of said processing unit;a controller operable to setting a supply voltage value to based on a selected operating frequency of said processing unit based on said look-up table, wherein said supply voltage value is within an acceptable voltage range associated with said selected operable frequency;wherein said voltage control block is further configured to:compare said delay performance to a predetermined delay measure associated with said selected operating frequency, wherein said predetermined delay measure is determined after fabrication of said processing unit; and communicate said supply voltage value to said PMU, wherein said PMU is configured to control a voltage provided by a power source to said processing unit based on said supply voltage value and a predetermined delay measure associated with said selected operating frequency, wherein said voltage control block is separate from said processing unit. 14. The system of claim 13, wherein said voltage control block is operable to control and adjust said voltage provided by said power source to said processing unit multiple times during a time period over which said selected operating frequency remains unchanged. 15. The system of claim 13 further comprising: an input interface operable to receive said selected operating frequency associated with said processing unit; andan output interface operable to communicate said operating voltage to said PMU. 16. The system of claim 15, wherein said controller comprises a hysteresis counter operable to reduce oscillations during voltage adjustment provided by said power source to said processing unit. 17. The system of claim 13, wherein said processing unit and said voltage control block are within an integrated circuit. 18. The system as described by claim 13, wherein said voltage control block is operable to cause said PMU to lower said voltage provided by said power source if a delay performance of said processing unit associated with said voltage provided by said power source is greater than a delay measure associated with said operating voltage. 19. The system as described by claim 13, wherein said voltage control block is operable to cause said PMU to increase said voltage provided by said power source if a delay performance of said processing unit associated with said voltage provided by said power source is less than a delay measure associated with said operating voltage. 20. The system as described by claim 13, wherein said voltage control block is operable to control said voltage provided by said power source independent of said processing unit. 21. The system of claim 15, wherein said look-up table is stored in a register bank comprised in said voltage control block. 22. The system of claim 15, wherein said look-up table is stored in a memory comprised in said voltage control block. 23. The system of claim 15, wherein said look-up table is hardcoded during fabrication of said system. 24. The system of claim 15, wherein said look-up table is downloaded from an external storage with respect to said system. 25. An apparatus for providing voltage supply to an integrated circuit (IC), said apparatus comprising: means for accessing a look-up table comprising a plurality of operating frequencies, a plurality of acceptable voltage ranges, and a plurality of predetermined delay measures, wherein each operating frequency is associated with a respective acceptable voltage range and with a respective predetermined delay measure;means for setting a supply voltage value to a selected value based on a selected operating frequency of said IC based on said look-up table, wherein said supply voltage is within an acceptable voltage range associated with said selected operation frequency;means for measuring a delay performance of said IC associated with said selected value;means for comparing said delay performance to a predetermined delay measure associated with said selected operating frequency, wherein said predetermined delay measure is determined after fabrication of said integrated circuit;means for lowering said supply voltage value to a voltage value below said selected value if said delay performance is greater than said predetermined delay measure; andmeans for increasing said supply voltage value to a voltage value higher than said selected value if said delay performance is less than said delay predetermined measure, wherein said means for measuring is operable to measure said delay performance more than once and in response thereto said means for increasing said supply voltage and said means for lowering said supply voltage are operable to adjust said supply voltage if said selected operating frequency remains unchanged. 26. The apparatus of claim 25 further comprising: means for receiving a clock frequency associated with said selected operating frequency;means for identifying said acceptable voltage range associated with said selected operating frequency, wherein said increasing and said lowering of said supply voltage value is within said acceptable voltage range. 27. The apparatus of claim 25, wherein said look-up table is selected from a plurality of tables, wherein each table is associated with a corresponding process corner, and wherein table selection occurs prior to said setting. 28. The apparatus as described by claim 25, wherein said means for lowering and said means for increasing are based on granularity level of a power measurement unit. 29. The apparatus of claim 27, wherein said plurality of tables is stored in a register bank comprised in said IC. 30. The apparatus of claim 27, wherein said plurality of tables is stored in a memory comprised in said IC. 31. The apparatus of claim 27, wherein said plurality of tables is hardcoded during fabrication of said IC. 32. The apparatus of claim 27, wherein said plurality of tables is downloaded from an external storage with respect to said IC. 33. The apparatus of claim 25, wherein said means for lowering said supply voltage value comprises: means for selecting a voltage value below said selected value according to an exponential relationship between said selected value and said voltage value below said selected value; andmeans for setting said supply voltage value to said voltage value below said selected value.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (228)
Gebara Ghassan R. ; Jansen Kenneth A., Accomodating components.
Bennett,George J.; Vasquez,Steven R., Adjusting power consumption of digital circuitry by generating frequency error representing error in propagation delay.
Huard, Douglas Robert; Burton, Edward Allyn; Wong, Keng L., Altering operating frequency and voltage set point of a circuit in response to the operating temperature and instantaneous operating voltage of the circuit.
Reinhardt Dennis ; Bhat Ketan ; Jackson Robert T. ; Senyk Borys ; Matter Eugene P. ; Gunther Stephen H., Apparatus and method for controlling power usage.
Goodnow Kenneth J. ; Michail Michel S. ; Patel Janak G. ; Pricer Wilbur D. ; Ventrone Sebastian T., Apparatus and method for efficient battery utilization in portable personal computers.
Franke, Jeffery Michael; Johnson, Donald Eugene; Rollins, Michael Scott; Woodham, David Robert, Apparatus, method and program product for automatically distributing power to modules inserted in live chassis.
Seibert Mark H. (Cupertino CA) Wallgren Markus C. (Palo Alto CA), Arrangement for reducing computer power consumption by turning off the microprocessor when inactive.
Katz Neil A. (Parkland FL) Pollitt Richard F. (Highland Beach FL) Suarez Leopoldo L. (Boca Raton FL) Frank C. William (Irvine CA), Battery operated computer operation suspension in response to environmental sensor inputs.
Nakanishi,Tetsuya; Yoshida,Katsuhisa; Ikeda,Masahiro, Charged-particle beam accelerator, particle beam radiation therapy system using the charged-particle beam accelerator, and method of operating the particle beam radiation therapy system.
Hawkins Keith G. (Dripping Springs TX) Wakeland Carl K. (Austin TX), Clock control unit responsive to a power management state for clocking multiple clocked circuits connected thereto.
Marrington S. Paul (P.O. Box 34 Fyshwick CA AUX 2609) Kiankhooy-Fard Paul (1165 Archer St. San Diego CA 92109) Zecos Paul (13367 Caminito Mar Villa Del Mar CA) Rudaw Geoffrey (43 Argow Pl. Nanuet NY , Computer power system.
Ranganathan Ravi (Cupertino CA) Puar Deepraj S. (Sunnyvale CA), Dynamic logic having power-down mode with periodic clock refresh for a low-power graphics controller.
Kim,Jason Seung Min, Dynamic power management of devices in computer system by selecting clock generator output based on a current state and programmable policies.
Lau Chung Y. (Sunnyvale CA) Farmer Dominic G. (Milpitas CA) Martin Kreg A. (Cupertino CA) Rodal Eric B. (Cupertino CA), GPS receiver having a low power standby mode.
Streitenberger, Robert; Kawai, Hiroyuki; Kobara, Junko; Inoue, Yoshitsugu; Yoshimatsu, Keijiro, Graphic processor having multiple geometric operation units and method of processing data thereby.
Mese Michihiro (Chigasaki JPX) Kamimura Toshio (Fujisawa JPX) Oeda Shigeto (Kamakura JPX) Yonenaga Hitoshi (Hitachi JPX), Information processing apparatus including arrangements for activation to and deactivation from a power-saving state.
Schutz Joseph D. (Portland OR) Rash Bill C. (Saratoga CA), Integrated circuit device that selects its own supply voltage by controlling a power supply.
MacDonald James R ; Gephardt Douglas D. ; Mudgett Dan S., Interrupt controller with external in-service indication for power management within a computer system.
Pham Dac C. (9815 Copper Creek Dr. ; #922 Austin TX 78729) Ventrone Sebastian T. (1 Appletree La. Jericho VT 05465) Raymond Jonathan H. (R.R. #2 ; Box 623 Underhill VT 05489), Logic macro and protocol for reduced power consumption during idle state.
Brock, Bishop Chapman; Hofstee, Harm Peter; Johnson, Mark A.; Keller, Jr., Thomas Walter; Nowka, Kevin John, Method and apparatus for controlling power and performance in a multiprocessing system according to customer level operational requirements.
Tran Thang Minh ; Mahalingaiah Rupaka, Method and apparatus for executing plurality of operations per clock cycle in a single processing unit with a self-timed and self-enabled distributed clock.
Holzhammer Gerald S. ; Hernandez Thomas J. ; Mangold Richard P. ; Cadambi Sudarshan Bala, Method and apparatus for managing power consumption of the CPU and on-board system devices of personal computers.
Alben, Jonah; Ma, Dennis Kd; Kelleher, Brian, Method and apparatus for power management of graphics processors and subsystems that allow the subsystems to respond to accesses when subsystems are idle.
Chris S. Browning ; Shekhar Y. Borkar ; Gregory E. Dermer, Method and apparatus for power throttling in a microprocessor using a closed loop feedback system.
Wang, Chien-Jung; Wang, Shih-Liang; Cheng, Chao-Hao, Method and apparatus for stress testing integrated circuits using an adjustable AC hot carrier injection source.
Horden A. Ira ; Gorman Steven D. ; Smith Lionel S., Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control pow.
Maksimovic,Dragan; Dhar,Sandeep, Method and system for providing self-calibration for adaptively adjusting a power supply voltage in a digital processing system.
Nguyen Au H. (Santa Clara CA), Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input.
Abdesselem Ouelid,FRX ; Mijuskovic Dejan, Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit.
Ouelid Abdesselem FR; Dejan Mijuskovic, Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit.
Suzuoki,Masakazu, Multiprocessor system for decrypting and resuming execution of an executing program after transferring the program code between two processors via a shared main memory upon occurrence of predetermined condition.
Georgiou Christos John ; Kirkpatrick Edward Scott ; Larsen Thor Arne, Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit.
Georgiou Christos John ; Kirkpatrick Edward Scott ; Larsen Thor Arne, Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit.
Steven C. Lemke ; Scott R. Johnson ; Eric M. Lunsford ; Nicholas Twyman ; Ronald Marianetti, II ; Neal A. Osborn, Portable computer with differentiated time-out feature.
Smith R. Steven (Saratoga CA) Hanlon Mike S. (San Jose CA) Bailey Robert L. (San Jose CA), Power management for a laptop computer with slow and sleep modes.
Ries Paul S. ; Kinsel John R. ; Riordan Thomas J. ; Thaik Albert M., Processor chip for using an external clock to generate an internal clock and for using data transmit patterns in combina.
Gluseppe La Rosa ; Fernando Guarin ; Kevin Kolvenbach ; Stewart Rauch, III, Ring oscillator design for MOSFET device reliability investigations and its use for in-line monitoring.
Kurosawa,Minoru; Kawauchi,Kunihiro; Kokami,Yasuhiko, Rotation drive control circuit of multiphases direct current motor and the start-up method thereof.
Maiocchi Giuseppe,ITX ; Galbiati Ezio,ITX, System for increasing the definition in converting a digital datum in a PWM signal for driving a full-bridge output stage.
Louis B. Hobson, System with control registers for managing computer legacy peripheral devices using an advanced configuration power interface software power management system.
Le, Binh Q.; Yano, Masaru; Yachareni, Santosh K., Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltage.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.