[미국특허]
Methods of passivating surfaces of wide bandgap semiconductor devices
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/00
H01L-029/778
H01L-021/318
H01L-029/66
H01L-021/02
H01L-023/29
H01L-023/31
H01L-029/20
출원번호
US-0253387
(2008-10-17)
등록번호
US-9166033
(2015-10-20)
발명자
/ 주소
Saxler, Adam William
Sheppard, Scott
Smith, Richard Peter
출원인 / 주소
Cree, Inc.
대리인 / 주소
Myers Bigel Sibley & Sajovec
인용정보
피인용 횟수 :
1인용 특허 :
71
초록▼
High electron mobility transistors are provided that include a non-uniform aluminum concentration AlGaN based cap layer having a high aluminum concentration adjacent a surface of the cap layer that is remote from the barrier layer on which the cap layer is provided. High electron mobility transistor
High electron mobility transistors are provided that include a non-uniform aluminum concentration AlGaN based cap layer having a high aluminum concentration adjacent a surface of the cap layer that is remote from the barrier layer on which the cap layer is provided. High electron mobility transistors are provided that include a cap layer having a doped region adjacent a surface of the cap layer that is remote from the barrier layer on which the cap layer is provided. Graphitic BN passivation structures for wide bandgap semiconductor devices are provided. SiC passivation structures for Group III-nitride semiconductor devices are provided. Oxygen anneals of passivation structures are also provided. Ohmic contacts without a recess are also provided.
대표청구항▼
1. A method of passivating a surface of a wide bandgap semiconductor device, comprising forming a graphitic and/or amorphous BN layer on a least a portion of a surface of a region of wide bandgap semiconductor material of the wide-bandgap semiconductor device. 2. The method of claim 1, wherein the w
1. A method of passivating a surface of a wide bandgap semiconductor device, comprising forming a graphitic and/or amorphous BN layer on a least a portion of a surface of a region of wide bandgap semiconductor material of the wide-bandgap semiconductor device. 2. The method of claim 1, wherein the wide bandgap semiconductor device comprises a Group III-nitride semiconductor device. 3. The method of claim 1, wherein the wide bandgap semiconductor device comprises a GaN based semiconductor device. 4. The method of claim 1, wherein the wide bandgap semiconductor device comprises a Group III-nitride high electron mobility transistor. 5. The method of claim 1, wherein forming a graphitic and/or amorphous BN layer is carried out at a temperature less than a decomposition temperature of wide bandgap semiconductor materials in the wide bandgap semiconductor device. 6. The method of claim 1, wherein forming a graphitic and/or amorphous BN layer is carried out at a temperature less than about 1100° C. 7. The method of claim 1, wherein forming a graphitic and/or amorphous BN layer is carried out at a temperature less than about 1000° C. 8. The method of claim 1, wherein forming a graphitic and/or amorphous BN layer is carried out at a temperature less than about 900° C. 9. The method of claim 1, wherein the BN layer is formed to be non-single crystal. 10. The method of claim 1, wherein the graphitic and/or amorphous BN layer is formed to a thickness of from about 3 Å to about 1 μm. 11. The method of claim 1, wherein forming a graphitic and/or amorphous BN layer comprises flowing TEB and NH3 with a carrier gas. 12. A method of passivating a surface of a Group III-nitride semiconductor device, comprising forming a SiC layer on a least a portion of a surface of a region of Group III-nitride semiconductor material of the Group III-nitride semiconductor device. 13. The method of claim 12, wherein the Group III-nitride semiconductor device comprises a GaN based semiconductor device. 14. The method of claim 12, wherein the Group III-nitride semiconductor device comprises a Group III-nitride high electron mobility transistor. 15. The method of claim 12, wherein forming a SiC layer is carried out at a temperature less than a decomposition temperature of Group III-nitride semiconductor materials in the Group III-nitride semiconductor device. 16. The method of claim 12, wherein forming a SiC layer is carried out at a temperature less than about 1100° C. 17. The method of claim 12, wherein forming a SiC layer is carried out at a temperature less than about 1000° C. 18. The method of claim 12, wherein forming a SiC layer is carried out at a temperature less than about 900° C. 19. The method of claim 12, wherein the SiC layer is formed to be non-single crystal. 20. The method of claim 12, wherein forming a SiC layer comprises forming a 3C SiC layer. 21. The method of claim 12, wherein the SiC layer is formed to a thickness of from about 3 Å to about 1 μm. 22. The method of claim 12, wherein the SiC layer is p-type SiC. 23. The method of claim 12, wherein the SiC layer is insulating SiC. 24. A method of fabricating a passivation structure for a Group III-nitride semiconductor device comprising: forming a passivation layer directly an a least a portion of a surface of a region of Group III-nitride semiconductor material of the Group III-nitride semiconductor device; andannealing the passivation layer in an oxygen containing environment. 25. The method of claim 24, wherein the passivation layer comprises SiN and/or MgN. 26. The method of claim 24, wherein the passivation layer comprises BN and/or SiC. 27. The method of claim 24, wherein the passivation layer comprises SiO2, MgO, Al2O3, Sc2O3 and/or AlN. 28. The method of claim 24, wherein the annealing is carried out at a temperature of from about 100° C. to about 1100° C. and for a time of from about ten seconds to about one hour. 29. The method of claim 24, wherein the oxygen containing environment comprises O2, O3, CO2, CO, N2O, D2O and/or NO. 30. The method of claim 24, wherein the annealing is performed at a temperature and for a time insufficient to oxidize a structure underlying the passivation layer but sufficient to remove at least some hydrogen from the passivation layer. 31. The method of claim 24, wherein the Group III-nitride semiconductor material comprises a GaN based material. 32. A method of fabricating a passivation structure for a Group III-nitride semiconductor device comprising: forming a passivation layer directly on a least a portion of a surface of a region of Group III-nitride semiconductor material of the Group III-nitride semiconductor device; andannealing the passivation layer in D2 and/or D2O. 33. The method of claim 32, wherein the passivation layer comprises SiN and/or MgN. 34. The method of claim 32, wherein the passivation layer comprises BN and/or SiC. 35. The method of claim 32, wherein the passivation layer comprises SiO2, MgO, Al2O3, Sc2O3 and/or AlN. 36. The method of claim 32, wherein the annealing is performed at a temperature and for a time insufficient to oxidize a structure underlying the passivation layer but sufficient to remove at least some hydrogen from the passivation layer or replace at least some hydrogen in the passivation layer with deuterium. 37. The method of claim 32, wherein the Group III-nitride semiconductor material comprises a GaN based material.
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Gallium nitride semiconductor structures fabricated by pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts.
Davis Robert F. ; Nam Ok-Hyun,KRX ; Zheleva Tsvetanka ; Bremser Michael D., Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Gallium nitride semiconductor structures including lateral gallium nitride layers.
Nguyen Loi D. (Agoura Hills CA) Delaney Michael J. (Thousand Oaks CA) Larson Lawrence E. (Santa Monica CA) Mishra Umesh K. (Cary NC), Hemt structure with passivated donor layer.
Khan Muhammed A. (White Bear Lake) VanHove James M. (Eagan) Kuznia Jon N. (Fridley) Olson Donald T. (Circle Pines MN), High electron mobility transistor with GaN/AlxGa1-xN heterojunctions.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis ; Darren B. Thomson, High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Schetzina Jan Frederick, Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well.
Fiordalice Robert W. (Austin TX) Maniar Papu D. (Austin TX) Klein Jeffrey L. (Austin TX) Roman Bernard J. (Austin TX), Method for forming a plug and semiconductor device having the same.
Kong Hua-Shuang (Raleigh NC) Carter ; Jr. Calvin H. (Cary NC), Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon car.
Khan Muhammad A. (White Bear Lake MN) VanHove James M. (Eagan MN) Kuznia Jon N. (Fridley MN) Olson Donald T. (Circle Pines MN), Method of making a high electron mobility transistor.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F.; Thomson, Darren B.; Tracy, Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers.
Linthicum Kevin J. ; Gehrke Thomas ; Davis Robert F. ; Thomson Darren B. ; Tracy Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis, Methods of forming compound semiconductor layers using spaced trench arrays and semiconductor substrates formed thereby.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, PENDEOEPITAXIAL METHODS OF FABRICATING GALLIUM NITRIDE SEMICONDUCTOR LAYERS ON SILICON CARBIDE SUBSTRATES BY LATERAL GROWTH FROM SIDEWALLS OF MASKED POSTS, AND GALLIUM NITRIDE SEMICONDUCTOR STRUCTURE.
Linthicum Kevin J. ; Gehrke Thomas ; Thomson Darren B. ; Carlson Eric P. ; Rajagopal Pradeep ; Davis Robert F., Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, Pendeoepitaxial gallium nitride semiconductor layers on silicon carbide substrates.
Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Robert F. Davis, Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby.
Kortshagen,Uwe; Thimsen,Elijah J.; Mangolini,Lorenzo; Bapat,Ameya; Jurbergs,David, Process and apparatus for forming nanoparticles using radiofrequency plasmas.
Matsumoto Hidetoshi (Kodaira JPX) Yazawa Masamitsu (Yokohama JPX) Hiruma Kenji (Tokorozawa JPX), Semiconductor device having first and second stacked semiconductor layers, with electrical contact to the first semicond.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
Stoneham Edward B. (Los Altos CA) Omori Masahiro (Palo Alto CA) Herbig Arthur D. (San Jose CA), Subchannel doping to reduce short-gate effects in field effect transistors.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Edmond John A. (Cary NC) Bulman Gary E. (Cary NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC), Vertical geometry light emitting diode with group III nitride active layer and extended lifetime.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.