[미국특허]
Methods of fabricating thick semi-insulating or insulating epitaxial gallium nitride layers
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/20
H01L-021/28
H01L-021/36
H01L-021/02
H01L-029/417
H01L-029/66
H01L-029/778
H01L-029/16
H01L-029/20
출원번호
US-0975491
(2013-08-26)
등록번호
US-9224596
(2015-12-29)
발명자
/ 주소
Saxler, Adam William
Wu, Yifeng
Parikh, Primit
Mishra, Umesh
Smith, Richard Peter
Sheppard, Scott T.
출원인 / 주소
Cree, Inc.
대리인 / 주소
Myers Bigel Sibley & Sajovec
인용정보
피인용 횟수 :
1인용 특허 :
70
초록▼
Semiconductor device structures and methods of fabricating semiconductor devices structures are provided that include a semi-insulating or insulating GaN epitaxial layer on a conductive semiconductor substrate and/or a conductive layer. The semi-insulating or insulating GaN epitaxial layer has a thi
Semiconductor device structures and methods of fabricating semiconductor devices structures are provided that include a semi-insulating or insulating GaN epitaxial layer on a conductive semiconductor substrate and/or a conductive layer. The semi-insulating or insulating GaN epitaxial layer has a thickness of at least about 4 μm. GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures are also provided that include an electrically conductive SiC substrate and an insulating or semi-insulating GaN epitaxial layer on the conductive SiC substrate. The GaN epitaxial layer has a thickness of at least about 4 μm. GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures are also provided that include an electrically conductive GaN substrate, an insulating or semi-insulating GaN epitaxial layer on the conductive GaN substrate, a GaN based semiconductor device on the GaN epitaxial layer and a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.
대표청구항▼
1. A method of fabricating a semiconductor device structure, comprising: epitaxially forming a semi-insulating or insulating GaN epitaxial layer on a conductive semiconductor substrate, the semi-insulating or insulating GaN epitaxial layer having a thickness of at least about 4 μm;forming a conducti
1. A method of fabricating a semiconductor device structure, comprising: epitaxially forming a semi-insulating or insulating GaN epitaxial layer on a conductive semiconductor substrate, the semi-insulating or insulating GaN epitaxial layer having a thickness of at least about 4 μm;forming a conductive buffer layer disposed between the substrate and the GaN epitaxial layer,providing a backside contact on a surface of the conductive substrate, opposite the insulating or semi-insulating GaN epitaxial layer; andforming a via hole and corresponding via metal in the via hole that extends through the conductive substrate and exposes a portion of the backside contact, wherein forming the via metal comprises forming the via metal that contacts the backside contact at the exposed portion through the conductive substrate. 2. The method of claim 1, wherein the GaN epitaxial layer has a thickness of at least about 8 μm. 3. The method of claim 1, wherein the GaN epitaxial layer has a thickness of at least about 10 μm. 4. The method of claim 1, wherein the GaN epitaxial layer has a resistivity of at least 105 Ω-cm. 5. The method of claim 1, further comprising forming a GaN based semiconductor device on the GaN epitaxial layer. 6. The method of claim 5, wherein GaN based layers of the semiconductor device and the GaN epitaxial layer are formed by the same fabrication technique. 7. The method of claim 5, wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate. 8. The method of claim 5, further comprising forming a region of higher doping concentration in the substrate beneath the via. 9. The method of claim 8, further comprising forming a two dimensional electron gas structure (2DEG) disposed between the substrate and the GaN epitaxial layer. 10. The method of claim 5, wherein the via hole and the via metal extend to the conductive buffer layer and wherein the via metal provides an ohmic contact to the conductive buffer layer. 11. The method of claim 10, further comprising forming an etch stop layer disposed between the conductive buffer layer and the GaN epitaxial layer. 12. The method of claim 10, wherein forming a conductive buffer layer comprises: forming a first conductive layer of a first conductivity type on the substrate; andforming a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; andwherein the via hole and the via metal extend through the second conductive layer to the first conductive layer. 13. The method of claim 1, wherein the GaN epitaxial layer is doped with a deep level transition metal dopant. 14. The method of claim 13, wherein the GaN epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni. 15. The method of claim 14, wherein the concentration of the deep level transition metal dopant is at least about 1×1016 cm−3. 16. The method of claim 1, wherein the substrate comprises silicon. 17. A method of fabricating a GaN semiconductor device structure, comprising: epitaxially forming an insulating or semi-insulating GaN epitaxial layer on a semiconductor substrate, the GaN epitaxial layer having a thickness of at least 4 μm;forming a conductive semiconductor layer disposed between the semiconductor substrate and the insulating or semi-insulating GaN epitaxial layer;providing a backside contact on a surface of the semiconductor substrate, opposite the insulating or semi-insulating GaN epitaxial layer; andforming a via hole and corresponding via metal in the via hole that extends through the semiconductor substrate and exposes a portion of the backside contact, wherein forming the via metal comprises forming the via metal that contacts the backside contact at the exposed portion through the semiconductor substrate. 18. The method of claim 17, wherein the semiconductor substrate comprises an insulating or semi-insulating semiconductor substrate. 19. The method of claim 17, wherein the substrate comprises silicon carbide and/or sapphire. 20. The method of claim 18, wherein the substrate comprises diamond. 21. The method of claim 17, wherein the semiconductor substrate comprises an electrically conductive substrate. 22. The method of claim 21, wherein the electrically conductive substrate comprises silicon carbide and/or diamond. 23. The method of claim 17, wherein the substrate comprises silicon. 24. A method of fabricating a GaN semiconductor device structure, comprising: epitaxially forming an insulating or semi-insulating GaN epitaxial layer on a conductive SiC substrate, the GaN epitaxial layer having a thickness of at least 4 μm; andforming a conductive buffer layer disposed between the conductive SiC substrate and the GaN epitaxial layer, wherein forming a conductive buffer layer comprises: forming a first conductive layer of a first conductivity type on the substrate; andforming a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer. 25. The method of claim 24, wherein the GaN epitaxial layer has a resistivity of at least about 105 Ω-cm. 26. The method of claim 24, wherein the GaN based epitaxial layer is doped with a deep level transition metal dopant. 27. The method of claim 26, wherein the GaN epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni. 28. The method of claim 26, wherein the concentration of the deep level transition metal dopant is at least about 1×1016 cm−3. 29. A method of fabricating a GaN semiconductor device structure, comprising: epitaxially forming an insulating or semi-insulating GaN epitaxial layer on a conductive GaN substrate;forming a GaN based semiconductor device on the GaN epitaxial layer;forming a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer; andproviding a backside contact on a surface of the conductive GaN substrate, opposite the insulating or semi-insulating GaN epitaxial layer,wherein forming the via hole further comprises forming the via hole that extends through the conductive substrate and exposes a portion of the backside contact; andwherein forming the via metal comprises forming the via metal that contacts the backside contact at the exposed portion through the conductive substrate.
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
Yasuo Ohno JP; Kensuke Kasahara JP; Kazuaki Kunihiro JP; Yuji Takahashi JP, Field effect transistor with barrier layer to prevent avalanche breakdown current from reaching gate and method for manufacturing the same.
Vaudo, Robert P.; Redwing, Joan M.; Tischler, Michael A.; Brown, Duncan W.; Flynn, Jeffrey S., GaN-based devices using thick (Ga, Al, In)N base layers.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Gallium nitride semiconductor structures fabricated by pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts.
Davis Robert F. ; Nam Ok-Hyun,KRX ; Zheleva Tsvetanka ; Bremser Michael D., Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Gallium nitride semiconductor structures including lateral gallium nitride layers.
Nguyen Loi D. (Agoura Hills CA) Delaney Michael J. (Thousand Oaks CA) Larson Lawrence E. (Santa Monica CA) Mishra Umesh K. (Cary NC), Hemt structure with passivated donor layer.
Khan Muhammed A. (White Bear Lake) VanHove James M. (Eagan) Kuznia Jon N. (Fridley) Olson Donald T. (Circle Pines MN), High electron mobility transistor with GaN/AlxGa1-xN heterojunctions.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis ; Darren B. Thomson, High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Schetzina Jan Frederick, Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well.
Fiordalice Robert W. (Austin TX) Maniar Papu D. (Austin TX) Klein Jeffrey L. (Austin TX) Roman Bernard J. (Austin TX), Method for forming a plug and semiconductor device having the same.
Kong Hua-Shuang (Raleigh NC) Carter ; Jr. Calvin H. (Cary NC), Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon car.
Khan Muhammad A. (White Bear Lake MN) VanHove James M. (Eagan MN) Kuznia Jon N. (Fridley MN) Olson Donald T. (Circle Pines MN), Method of making a high electron mobility transistor.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F.; Thomson, Darren B.; Tracy, Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers.
Linthicum Kevin J. ; Gehrke Thomas ; Davis Robert F. ; Thomson Darren B. ; Tracy Kieran M., Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby.
Davis, Robert F.; Nam, Ok-Hyun; Zheleva, Tsvetanka; Bremser, Michael D., Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth.
Linthicum, Kevin J.; Gehrke, Thomas; Davis, Robert F., Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby.
Thomas Gehrke ; Kevin J. Linthicum ; Robert F. Davis, Methods of forming compound semiconductor layers using spaced trench arrays and semiconductor substrates formed thereby.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, PENDEOEPITAXIAL METHODS OF FABRICATING GALLIUM NITRIDE SEMICONDUCTOR LAYERS ON SILICON CARBIDE SUBSTRATES BY LATERAL GROWTH FROM SIDEWALLS OF MASKED POSTS, AND GALLIUM NITRIDE SEMICONDUCTOR STRUCTURE.
Linthicum Kevin J. ; Gehrke Thomas ; Thomson Darren B. ; Carlson Eric P. ; Rajagopal Pradeep ; Davis Robert F., Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Darren B. Thomson ; Eric P. Carlson ; Pradeep Rajagopal ; Robert F. Davis, Pendeoepitaxial gallium nitride semiconductor layers on silicon carbide substrates.
Gehrke, Thomas; Linthicum, Kevin J.; Davis, Robert F., Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates.
Kevin J. Linthicum ; Thomas Gehrke ; Robert F. Davis, Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby.
Matsumoto Hidetoshi (Kodaira JPX) Yazawa Masamitsu (Yokohama JPX) Hiruma Kenji (Tokorozawa JPX), Semiconductor device having first and second stacked semiconductor layers, with electrical contact to the first semicond.
Kong, Hua-Shuang; Edmond, John Adam; Haberern, Kevin Ward; Emerson, David Todd, Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures.
Stoneham Edward B. (Los Altos CA) Omori Masahiro (Palo Alto CA) Herbig Arthur D. (San Jose CA), Subchannel doping to reduce short-gate effects in field effect transistors.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Edmond John A. (Cary NC) Bulman Gary E. (Cary NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC), Vertical geometry light emitting diode with group III nitride active layer and extended lifetime.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.