A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess.
A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess. The electrically conductive element can include a joining portion overlying the recess and extending from an anchor portion supported by the substrate. The joining portion can be at least partially exposed at the major surface for connection to a component external to the microelectronic unit.
대표청구항▼
1. A method of fabricating a microelectronic unit, the method comprising: forming an electrically conductive element on a major surface of a substrate, the electrically conductive element having a joining portion and an anchor portion;removing the substrate's material supporting at least the joining
1. A method of fabricating a microelectronic unit, the method comprising: forming an electrically conductive element on a major surface of a substrate, the electrically conductive element having a joining portion and an anchor portion;removing the substrate's material supporting at least the joining portion of the conductive element to form a recess such that the joining portion at least partially overlies the recess; andforming a dielectric region within the recess such that the joining portion at least partially overlies the dielectric region, the dielectric region being compliant to allow the joining portion to move relative to the substrate and the anchor portion when an external load is applied to the joining portion;wherein the joining portion is at least partially exposed at the major surface of the substrate for connection to a component external to the microelectronic unit. 2. The method of claim 1, further comprising: before forming the electrically conductive element, removing the substrate's material to form a hole extending from the major surface of the substrate to a second surface opposite the major surface;wherein the electrically conductive element has a connecting portion extending downwardly from the joining portion to the anchor portion, and wherein before said removing the substrate's material supporting at least the joining portion, a surface of the connecting portion has a contour conforming to a contour of an inner surface of the hole;wherein said removing the substrate's material supporting at least the joining portion to form the recess is such that the contour of the surface of the connecting portion does not conform to a contour of an inner surface of the recess. 3. The method as claimed in claim 2, further comprising, before the step of forming the conductive element, forming a conductive via extending within the hole and extending towards the second surface, such that the step of forming the conductive element electrically couples the conductive element with the conductive via. 4. The method as claimed in claim 2, wherein the step of forming the conductive element is performed such that the joining portion is non-centered relative to the connecting portion. 5. The method as claimed in claim 2, wherein the step of forming the conductive element is performed such that the joining portion defines an internal aperture. 6. The method as claimed in claim 5, wherein the step of forming the conductive element is performed such that the aperture extends through the joining portion into the connecting portion. 7. The method as claimed in claim 6, further comprising depositing a dielectric material into at least a portion of the aperture. 8. The method as claimed in claim 2, wherein the step of removing material from the substrate to form a hole includes forming a first opening extending from the major surface towards the second surface and a second opening extending from the first opening to the second surface, wherein inner surfaces of the first and second openings extend in first and second directions relative to the major surface, respectively, to define a substantial angle. 9. The method as claimed in claim 1, wherein the step of forming the conductive element is performed such that the joining portion is disposed substantially parallel to the major surface. 10. The method as claimed in claim 1, wherein the substrate consists essentially of one material selected from the group consisting of: semiconductor, glass, and ceramic. 11. The method as claimed in claim 1, wherein the substrate includes a plurality of active semiconductor devices, and the step of forming the conductive element electrically connects the conductive element with at least one of the plurality of active semiconductor devices. 12. A method of fabricating a stacked assembly including at least first and second microelectronic units, the first microelectronic unit being fabricated as claimed in claim 1, further comprising the step of electrically connecting the substrate of the first microelectronic unit to a substrate of the second microelectronic unit. 13. A microelectronic unit comprising: a substrate comprising a major surface and a second surface opposite to the major surface, the substrate comprising a recess in the major surface and a hole extending from the recess to the second surface;an electrically conductive element having a joining portion at least partially overlying the recess, an anchor portion supported by the substrate and fixed relative to the substrate, and a connecting portion extending downwardly towards the hole from the joining portion to the anchor portion;a dielectric region within the recess, the dielectric region being compliant to allow the joining portion to move relative to the substrate and the anchor portion; anda conductive via extending within the hole from the anchor portion to the second surface and including a contact portion exposed at the second surface for connection to a first component external to the microelectronic unit;wherein the joining portion is at least partially exposed at the major surface of the substrate for connection to a second component external to the microelectronic unit, wherein the second component is or is not the same as the first component. 14. The microelectronic unit of claim 13 wherein the dielectric region comprises at least one material of a group consisting of polyimide, silicone, and epoxy. 15. The microelectronic unit of claim 13 wherein the joining portion is non-centered relative to the connecting portion. 16. The microelectronic unit of claim 13 wherein the joining portion is disposed substantially parallel to the major surface. 17. The microelectronic unit of claim 13 wherein the substrate includes a plurality of active semiconductor devices, and the conductive element is electrically connected to at least one of the plurality of active semiconductor devices. 18. The microelectronic unit of claim 13 wherein the joining portion is connected at the major surface to the second component external to the microelectronic unit. 19. The microelectronic unit of claim 13 wherein the contact portion exposed at the second surface is connected to the first component external to the microelectronic unit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (91)
Chen, Kuo-Chou; Hsu, Huai-Jen, Aluminum-copper bond pad design and method of fabrication.
Ming-Tsung Liu (Hsin-Chu TWX) Hsu Bill Y. B. (Chu-Pei TWX) Chung Hsien-Dar (Hu-Wei Town TWX) Wu Der-Yuan (Hsin-Chu TWX), Bonding pad structure and method thereof.
Adkisson, James W.; Gambino, Jeffrey P.; He, Zhong-Xiang; Jaffe, Mark D.; Leidy, Robert K.; Luce, Stephen E.; Rassel, Richard J.; Sprogis, Edmund J., CMOS imager array with recessed dielectric.
Hoeberechts Arthur M. E. (Eindhoven NLX) van Gorkom Gerardus G. P. (Eindhoven NLX), Electron-beam device and semiconductor device for use in such an electron-beam device.
Holland Christopher E. (Redwood City CA) Westerberg Eugene R. (Palo Alto CA) Madou Marc J. (Palo Alto CA) Otagawa Takaaki (Fremont CA), Etching method for producing an electrochemical cell in a crystalline substrate.
Bolom,Tibor; Grunow,Stephan; Rath,David; Simon,Andrew Herbert, Gap free anchored conductor and dielectric structure and method for fabrication thereof.
Lee, Jong Ho; Lee, Dong Ho; Ahn, Eun Chul; Kwon, Yong Chai, Method of fabricating a semiconductor device, and semiconductor device with a conductive member extending through a substrate and connected to a metal pattern bonded to the substrate.
Plas, Hubert Vander; Snyder, Barry C.; Hellekson, Ronald A.; Yenchik, Ronnie J.; Lai, Diane; Berhane, Samson, Method of forming a through-substrate interconnect.
Shiue Ruey-Yun (Hsin-Chu TWX) Wu Wen-Teng (Hsin-Chu TWX) Shieh Pi-Chen (Hsinchu TWX) Liu Chin-Kai (Hsin-Chu TWX), Method of forming bond pad structure for the via plug process.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
Pagaila, Reza A.; Kuan, Heap Hoe; Merilo, Dioscoro A., Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP.
Matsui,Satoshi, Semiconductor device, having a through electrode semiconductor module employing thereof and method for manufacturing semiconductor device having a through electrode.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.