Biocompatible electrodes and methods of manufacturing biocompatible electrodes
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/4763
H01L-021/768
H01L-021/3213
출원번호
US-0126057
(2009-10-26)
등록번호
US-9281239
(2016-03-08)
우선권정보
EP-08105674 (2008-10-27)
국제출원번호
PCT/IB2009/054736
(2009-10-26)
§371/§102 date
20110426
(20110426)
국제공개번호
WO2010/049881
(2010-05-06)
발명자
/ 주소
Daamen, Roel
Merz, Matthias
출원인 / 주소
NXP B.V.
인용정보
피인용 횟수 :
0인용 특허 :
12
초록▼
A biocompatible electrode is manufactured by depositing filling metal 36 and etching back the filling metal to the surface of the surrounding insulator 30. Then, a further etch forms a recess 38 at the top of the via 32. An electrode metal 40 is then deposited and etched back to fill the recess 38 a
A biocompatible electrode is manufactured by depositing filling metal 36 and etching back the filling metal to the surface of the surrounding insulator 30. Then, a further etch forms a recess 38 at the top of the via 32. An electrode metal 40 is then deposited and etched back to fill the recess 38 and form biocompatible electrode 42. In this way, a planar biocompatible electrode is achieved. The step of etching to form the recess may be carried out in the same CMP tool as is used to etch back the filling metal 36. A hydrogen peroxide etch may be used.
대표청구항▼
1. A method of manufacturing a biocompatible electrode on a semiconductor device having a dielectric layer above at least one metallisation layer, the method comprising: etching a via in the dielectric layer and therein exposing the metallisation layer with via sidewalls extending from the metallisa
1. A method of manufacturing a biocompatible electrode on a semiconductor device having a dielectric layer above at least one metallisation layer, the method comprising: etching a via in the dielectric layer and therein exposing the metallisation layer with via sidewalls extending from the metallisation layer;depositing filling metal in the via;etching back the filling metal using a non-electropolishing chemical mechanical polishing tool to remove the metal from and expose a top surface of the dielectric layer via chemical mechanical polishing and to leave the metal in the via level with the top surface of the dielectric layer;after etching back the filling metal and exposing the top surface and without moving the semiconductor device between chambers of a single etching apparatus comprising the non-electropolishinq chemical mechanical polishing tool, carrying out a further etch to etch back the filling metal in the via to form a recess in the filling metal within the via, by supplying a constant flow of hydrogen peroxide from the chemical mechanical polishing tool into the recess and using the hydrogen peroxide to both wet etch the filling metal and remove portions of the filling metal dissolved during the etch from the recess, the recess in the filling metal having recess sidewalls inset from the via sidewalls;depositing an electrode metal over the top surface of the dielectric layer and in the recess in the via; andetching back the electrode metal using chemical mechanical polishing to remove the electrode metal from the surface of the dielectric layer and to leave the electrode metal in the via to form the biocompatible electrode, and depositing a biocompatible-dielectric layer over the electrode metal and covering the top surface of the dielectric layer. 2. A method according to claim 1, further including forming a barrier layer in the via by depositing a barrier layer therein and abutting the via sidewalls and a top surface of the metallization layer, and wherein supplying the wet etch solution includes constantly supplying a solution of hydrogen peroxide and accelerating a rate at which the metal in the via is wet etched via constant introduction of fresh hydrogen peroxide to a surface of the metal in the via while removing hydrogen peroxide that has reacted with the metal to effect the etching. 3. A method according to claim 1, further including forming a barrier layer in the via by depositing a barrier layer therein and abutting the via sidewalls and a top surface of the metallization layer, and wherein the step of depositing the biocompatible-dielectric layer includes depositing one or more of TiO2, Ta2O5 SiO2, SiN or HfO2 and the top surface of the metallization layer is level with a bottom surface of the dielectric layer. 4. A method according to claim 1, further including forming a barrier layer in the via by depositing a barrier layer therein and abutting the via sidewalls and a top surface of the metallization layer, and wherein the electrode metal is of at least one of Ta, Ti, TaN and TiN, and depositing the filling metal includes depositing the filling metal on the barrier layer and to the top surface of the dielectric layer. 5. A method according to claim 1 wherein the at least one metallisation layer is of copper or an alloy of copper and the filling metal is tungsten or copper. 6. A method according to claim 1 wherein the at least one metallisation layer is of aluminium or an alloy of aluminium and the filling metal is tungsten. 7. The method according to claim 1, wherein the step of carrying out the further etch includes etching at a rate of approximately 90 nm/min, while supplying the hydrogen peroxide to remove portions of the filling metal at the rate at which the filling metal is dissolved. 8. A method according to claim 1, wherein the steps of etching back the filling metal using chemical mechanical polishing to remove the metal from a top surface of the dielectric layer, and carrying out a further etch to etch back the filling metal in the via, respectively include continuously engaging a chemical mechanical polishing tool to planarize the filling metal with the top surface by polishing the filling metal with a chemical mechanical polishing tool, andafter the filling metal is planar with the top surface, supplying the hydrogen peroxide via the chemical mechanical polishing tool to etch back the filling metal to form a recess offset from the top surface. 9. A method according to claim 8, wherein planarizing the filling metal includes polishing the filling metal with the chemical mechanical polishing tool until the tool is in contact with the top surface and maintaining the tool in contact with the top surface while supplying the hydrogen peroxide and carrying out the further etch. 10. A method according to claim 8, further including forming a barrier layer in the via by depositing a barrier layer along sidewalls of the via, wherein depositing the filling metal includes depositing the filling metal within the barrier layer of the via, and wherein the steps of etching back the filling metal and carrying out a further etch back include etching both the barrier layer and the filling metal. 11. A method according to claim 8, further including forming a barrier layer in the via by depositing a barrier layer along sidewalls of the via, wherein depositing the filling metal includes depositing the filling metal within the barrier layer of the via, and wherein the steps of etching back the filling metal and carrying out a further etch back include selectively etching the filling metal, relative to the barrier layer. 12. A method according to claim 1, wherein carrying out the further etch includes terminating operation of the chemical mechanical polishing tool while maintaining the chemical mechanical polishing tool in place, whereat the constant flow of hydrogen peroxide is provided from the chemical mechanical polishing tool to a surface of the filling metal. 13. A method of manufacturing a biocompatible electrode on a semiconductor device having a passivating layer above at least one metallization layer, the method comprising: etching a via in the passivating layer to expose the metallization layer;depositing filling metal in the via and extending over the via and on a top surface of the passivating layer;etching the filling metal using a non-electropolishing chemical mechanical polishing tool to remove the filling metal on the passivating layer and to planarize the filling metal in the via with the top surface of the passivating layer, therein exposing the top surface of the passivating layer;after exposing the top surface of the passivating layer surface and without moving the semiconductor device between chambers of a single etching apparatus comprising the non-electropolishinq chemical mechanical polishing tool, etching the filling metal in the via to form a recess in the via by supplying a flow of hydrogen peroxide using the chemical mechanical polishing tool and using the flow of hydrogen peroxide to both dissolve portions of the filling metal and remove the filling metal that has dissolved;depositing an electrode metal in the recess in the via and extending over the via and the top surface of the passivating layer;etching the electrode metal using chemical mechanical polishing to remove the electrode metal from the surface of the passivating layer in the via to form the biocompatible electrode; anddepositing a biocompatible-dielectric layer on the electrode metal and the top surface of the passivating layer. 14. The method of claim 13, wherein the steps of etching the filling metal and etching the filling metal in the via include engaging the chemical mechanical polishing tool to planarize the filling metal with the top surface and maintaining the chemical mechanical polishing tool in contact with the top surface while supplying a constant flow of the hydrogen peroxide to a surface of the filling metal using the chemical mechanical polishing tool, and using the constant flow of hydrogen peroxide to dissolve and remove the filling metal at a rate of about 90 nm/min. 15. The method of claim 14, further including forming a barrier layer in the via by depositing a barrier layer along sidewalls of the via,wherein depositing the filling metal includes depositing the filling metal within the barrier layer of the via, andwherein the steps of etching the filling metal using a chemical mechanical polishing tool and etching the filling metal in the via include etching both the barrier layer and the filling metal. 16. The method of claim 14, further including forming a barrier layer in the via by depositing a barrier layer along sidewalls of the via, wherein depositing the filling metal includes depositing the filling metal within the barrier layer of the via, and wherein the steps of etching the filling metal and etching the filling metal in the via include selectively etching the filling metal, relative to the barrier layer. 17. A method according to claim 13, wherein etching the filling metal in the via includes terminating operation of the chemical mechanical polishing tool while maintaining the chemical mechanical polishing tool in place, whereat the flow of hydrogen peroxide is provided from the chemical mechanical polishing tool to a surface of the filling metal.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (12)
Mei Sheng Zhou SG; Sangki Hong SG; Simon Chooi SG, Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects.
Erb,Darrell M.; Avanzino,Steven; Woo,Christy Mei Chu, Composite tantalum capped inlaid copper with reduced electromigration and reduced stress migration.
Sethuraman Anantha R. ; Cook Lee Melbourne ; Wang Huey-Ming ; Wu Guangwei, Method for polishing a composite comprising an insulator, a metal, and titanium.
Gupta Subhash,SGX ; Ho Paul Kwok Keung,SGX ; Zhou Mei Sheng,SGX ; Chockalingam Ramasamy,SGX, Method to avoid copper contamination during copper etching and CMP.
Cowley,Andy; Kaltalioglu,Erdem; Hoinkis,Mark; Stetter,Michael, Reduction of the shear stress in copper via's in organic interlayer dielectric material.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.