A system for processing substrates has a vacuum enclosure and a processing chamber situated to process wafers in a processing zone inside the vacuum enclosure. Two rail assemblies are provided, one on each side of the processing zone. Two chuck arrays ride, each on one of the rail assemblies, such t
A system for processing substrates has a vacuum enclosure and a processing chamber situated to process wafers in a processing zone inside the vacuum enclosure. Two rail assemblies are provided, one on each side of the processing zone. Two chuck arrays ride, each on one of the rail assemblies, such that each is cantilevered on one rail assemblies and support a plurality of chucks. The rail assemblies are coupled to an elevation mechanism that places the rails in upper position for processing and at lower position for returning the chuck assemblies for loading new wafers. A pickup head assembly loads wafers from a conveyor onto the chuck assemblies. The pickup head has plurality of electrostatic chucks that pick up the wafers from the front side of the wafers. Cooling channels in the processing chucks are used to create air cushion to assist in aligning the wafers when delivered by the pickup head.
대표청구항▼
1. A substrate processing system, comprising: a processing chamber defining a processing zone;a first chuck array coupled to a first transport mechanism positioned on a first side, wherein the first chuck array is configured to be linearly movable back and forth on the first transport mechanism, the
1. A substrate processing system, comprising: a processing chamber defining a processing zone;a first chuck array coupled to a first transport mechanism positioned on a first side, wherein the first chuck array is configured to be linearly movable back and forth on the first transport mechanism, thereby traversing the processing zone;a second chuck array coupled to a second transport mechanism positioned on a second side, opposite the first side, wherein the second chuck array is configured to be linearly movable back and forth on the second transport mechanism, thereby traversing the processing zone;and wherein each of the first and second transport mechanism is configured to be movable in elevation direction to enable one of the first and second chuck arrays to pass below the other one of the first and second chuck arrays;wherein the first transport mechanism comprises: a first rail assembly positioned inside the vacuum enclosure on one side of the processing chamber;a first elevation mechanism coupled to the first rail assembly and configured to raise the first rail assembly to elevated position and lower the first rail assembly to lower position;wherein the second transport mechanism comprises: a second rail assembly positioned inside the vacuum enclosure on opposite side of the first rail assembly;a second elevation mechanism coupled to the second rail assembly and configured to raise the second rail assembly to elevated position and lower the second rail assembly to lower position;wherein the first chuck array is positioned on a first cantilevered shelf configured to ride on the first rail assembly; and,wherein the second chuck array is positioned on a second cantilevered shelf configured to ride on the second rail assembly. 2. The system of claim 1, further comprising a loading mechanism configured for loading substrates onto the first and second chuck arrays. 3. The system of claim 2, further comprising unloading mechanism configured for unloading substrates onto the first and second chuck arrays. 4. The system of claim 2, wherein the loading mechanism further comprises alignment mechanism. 5. The system of claim 4, wherein each of the first and second chuck arrays comprises a plurality of electrostatic chucks. 6. The system of claim 5, wherein each of the first and second chuck arrays comprises a plurality of rows of electrostatic chucks. 7. The system of claim 4, wherein each of the first and second chuck arrays is configured to be moved at a first speed while traversing the processing zone and at a second speed, faster than the first speed, when moved outside the processing zone. 8. The system of claim 5, wherein the loading mechanism comprises a plurality of electrostatic chucks configured to chuck wafers from front side of the wafers. 9. The system of claim 8, wherein the loading mechanism comprises alignment pawl configured for urging wafers against static alignment pins. 10. The system of claim 9, further comprising an alignment camera. 11. The system of claim further comprising a wafer delivery mechanism positioned inside the vacuum enclosure and a wafer removal mechanism positioned inside the vacuum enclosure. 12. The system of claim 11, further comprising a first pick-and-place assembly configured to transfer substrates from the wafer delivery mechanism to the first and second chuck arrays, and a second pick-and-place assembly configured to transfer substrates from the first and second chuck arrays to the wafer removal mechanism. 13. The system of claim 12, wherein the wafer delivery mechanism comprises a first conveyor and the wafer removal mechanism comprises a second conveyor. 14. The system of claim 13, wherein the pick-and-place assembly comprises a pickup head having a plurality of pickup chucks configured for simultaneously chucking a plurality of wafers. 15. The system of claim 14, wherein each of the chuck array comprises a plurality of electrostatic chucks. 16. The system of claim 15, wherein the pick-and-place assembly further comprises actuators configured to align the wafers to the plurality of chucks. 17. The system of claim 16, wherein each of the chuck array comprises a plurality of alignment pins configured for aligning the substrates by urging the substrates against the alignment pins. 18. The system of claim 1, wherein each of the first and second chuck arrays comprises gas flow channels configured to generate gas cushion to float the substrates. 19. The system of claim 1, wherein the first transport mechanism and the second transport mechanism are configured to operate such that when the first chuck array exits the processing zone, the second chuck array immediately enters the processing zone and when the second chuck array exits the processing zone, the first chuck array immediately enters the processing zone.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (257)
Gardner Mark I. ; Fulford H. Jim ; May Charles E., Advanced CMOS circuitry that utilizes both sides of a wafer surface for increased circuit density.
Brugger Juergen P.,NLX ; Gimzewski James K.,CHX ; Gueret Pierre L.,CHX ; Luethi-Oetterli Roland,CHX ; Schlittler Rato R.,CHX ; Welland Mark E.,GBX, Apparatus and method for defining a pattern on a substrate.
Wagner Dennis W. ; Wauk ; II Michael T.,GBX ; Castle Matthew D. Scotney ; Adibi Babak, Apparatus for and methods of implanting desired chemical species in semiconductor substrates.
Leung Ka-Ngo (Hercules CA) Kunkel Wulf B. (Berkeley CA) Williams Malcom D. (Danville CA) McKenna Charles M. (Boxford MA), Charge neutralization apparatus for ion implantation system.
Yamada Akio (Kawasaki JPX) Oae Yoshihisa (Kawasaki JPX) Yamazaki Satoru (Kawasaki JPX) Abe Tomohiko (Kawasaki JPX) Kobayashi Katsuhiko (Kawasaki JPX) Sakamoto Kiichi (Kawasaki JPX) Hatta Junko (Kawas, Charged particle beam exposure system and method of exposing a pattern on an object by such a charged particle beam expo.
Ehiasarian,Arutiun Papken; Hovsepian,Papken Ehiasar; Munz,Wolf Dieter, Combined coating process comprising magnetic field-assisted, high power, pulsed cathode sputtering and an unbalanced magnetron.
Perry James M. ; Narayanan Srinvasamohan ; Wohlgemuth John H. ; Roncin Steven P., Front contact trenches for polycrystalline photovoltaic devices and semi-conductor devices with buried contacts.
Bruce K. Libby ; Isao Yamada JP; James A. Greer ; Lester G. Crawford ; James G. Bachand ; Matthew C. Gwinn ; Richard P. Torti, Gas cluster ion beam smoother apparatus.
Ross ; deceased Bernd (late of San Diego CA) Bickler Donald B. (Temple City CA) Gallagher Brian D. (Costa Mesa CA), Increased voltage photovoltaic cell.
Adibi Babak ; England Jonathan Gerald,GBX ; Moffatt Stephen,GBX ; Marin Jose Antonio, Ion implantation apparatus and a method of monitoring high energy neutral contamination in an ion implantation process.
Kyoichi Suguro JP; Atsushi Murakoshi JP; Katsuya Okumura JP, Ion implantation apparatus, ion generating apparatus and semiconductor manufacturing method with ion implantation processes.
Todorof William J. (1001 W. 17th St. Costa Mesa CA 92627) Murphy Mark (34061 Aurelio St. Dana Point CA 92629), Liquid-cooled sealed enclosure for concentrator solar cell and secondary lens.
Rohatgi Ajeet (Murrysville PA) Rai-Choudhury Prosenjit (Export PA) Gigante Joseph R. (Beltsville MD) Singh Ranbir (State College PA) Fonash Stephen J. (State College PA), Low temperature process for annealing shallow implanted N+/P junctions.
Stengl Gerhard (Wernberg ATX) Loschner Hans (Vienna ATX) Hammell Ernst (Vienna MA ATX) Glavish Hilton F. (Salem MA), Method and apparatus for image alignment in ion lithography.
Henley, Francois J.; Sullivan, James Andrew; Kang, Sien Giok; Ong, Philip James; Kirk, Harry Robert; Jacy, David; Malik, Igor, Method and structure for fabricating bonded substrate structures using thermal processing to remove oxygen species.
Henley,Francois J.; Ong,Philip James; Malik,Igor J.; Kirk,Harry R., Method and system for fabricating strained layers for the manufacture of integrated circuits.
Francois J. Henley ; Sien G. Kang ; Igor J. Malik, Method and system for generating a plurality of donor wafers and handle wafers prior to an order being placed by a customer.
Lehmann Volker (Munich DEX) Stengl Reinhard (Stadtbergen DEX) Wendt Hermann (Neukeferloh DEX) Hoenlein Wolfgang (Unterhaching DEX) Willer Josef (Riemerling DEX), Method for manufacturing a solar cell from a substrate wafer.
Henley, Francois J.; Kirk, Harry Robert; Sullivan, James Andrew, Method for manufacturing devices on a multi-layered substrate utilizing a stiffening backing substrate.
Fetherston Robert P. (Madison WI) Shamim Muhammad M. (Madison WI) Conrad John R. (Madison WI), Method for plasma source ion implantation and deposition for cylindrical surfaces.
Chiang Alice M. (Weston MA) Denley Brian W. (Melrose MA) Gelpey Jeffrey C. (Peabody MA), Method of making a gap UV photodiode by multiple ion-implantations.
Cho Kon Ho (West Windsor Township ; Mercer County NJ) Parry Peter David (Montgomery Township ; Somerset County NJ), Method of making rib-structure shadow mask for ion implantation.
Al Bayati,Amir; Adibi,Babak; Foad,Majeed; Somekh,Sasson, Method, system and medium for controlling semiconductor wafer processes using critical dimension measurements.
Levy, Ady; Brown, Kyle A.; Smedt, Rodney; Bultman, Gary; Nikoonahad, Mehrdad; Wack, Dan; Fielden, John; Abdul-Halim, Ibrahim, Methods and systems for determining a critical dimension and overlay of a specimen.
Gadeken,Larry L.; Sun,Wei; Kherani,Nazir P.; Fauchet,Philippe M.; Hirschman,Karl D., Methods of making energy conversion devices with a substantially contiguous depletion regions.
Chang Y. Austin (Middleton WI) Jan Chia-Hong (Portland OR) Chen Chia-Ping (Madison WI), Process for preparing schottky diode contacts with predetermined barrier heights.
Cuomo Jerome J. (Lincolndale NY) Harper James M. E. (Yorktown Heights NY) Kaufman Harold R. (Ft. Collins CO) Speidell James L. (Carmel NY), Programmable ion beam patterning system.
Coleman Michael G. (Tempe AZ) Grenon Lawrence A. (Phoenix AZ) Pryor Robert A. (Phoenix AZ) Restrepo Fabio (Scottsdale AZ), Radiation responsive current generating cell and method of forming same.
Williams Kurt E. ; Druz Boris L. ; Hines Danielle S. ; Londono Jhon F., Reactive ion beam etching method and a thin film head fabricated using the method.
Bohlen Harald (Boeblingen DEX) Greschner Johann (Pliezhausen DEX) Nehmiz Peter (Stuttgart DEX), Shadow projection mask for ion implantation and ion beam lithography.
Bozler Carl O. (Sudbury MA) Chapman Ralph L. (Winchester MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert W. (Weymouth MA), Shallow-homojunction solar cells.
Mulligan,William P.; Cudzinovic,Michael J.; Pass,Thomas; Smith,David; Kaminar,Neil; McIntosh,Keith; Swanson,Richard M., Solar cell and method of manufacture.
Hosomi, Shigeyuki; Hisamatsu, Tadashi, Solar cell with bypass function and multi-junction stacked type solar cell with bypass function, and method for manufacturing these devices.
Warfield Donald (Woodbine MD) Silver Jerry (East Windsor NJ), Solar cells with reduced recombination under grid lines, and method of manufacturing same.
Yializis Angelo ; Ellwanger Richard E. ; Mikhael Michael G. ; Decker Wolfgang ; Johnson C. Barry ; Shipley Gale ; O'Brien Timothy D., Structures and components thereof having a desired surface characteristic together with methods and apparatuses for producing the same.
Matossian Jesse N. (Canoga Park CA) Schumacher Robert W. (Woodland Hills CA) Pepper David M. (Malibu CA), Surface potential control in plasma processing of materials.
Wakefield Gene Felix (Richardson TX), Vapor deposition method of forming low cost semiconductor solar cells including reconstitution of the reacted gases.
Banet, Matthew J.; Lightner, Bruce; Borrego, Diego; Myers, Chuck; Lowrey, Larkin Hill, Wireless diagnostic system for characterizing a vehicle's exhaust emissions.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.