Heating plate with planar heater zones for semiconductor processing
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/68
H01L-023/28
H01L-023/52
F27B-005/14
F27D-011/02
H05B-003/00
C23C-014/54
C23C-016/458
H01L-021/67
H01L-021/3065
H05B-001/02
H05B-003/26
H01L-021/683
출원번호
US-0062216
(2013-10-24)
등록번호
US-9392643
(2016-07-12)
발명자
/ 주소
Singh, Harmeet
Gaff, Keith
Benjamin, Neil
Comendant, Keith
출원인 / 주소
LAM RESEARCH CORPORATION
대리인 / 주소
Buchanan Ingersoll & Rooney PC
인용정보
피인용 횟수 :
1인용 특허 :
77
초록▼
An exemplary method for manufacturing a heating plate for a substrate support assembly includes forming holes in at least one sheet, printing a slurry of conductor powder, or pressing a precut metal foil, or spraying a slurry of conductor powder, on the at least one sheet to form the planar heater z
An exemplary method for manufacturing a heating plate for a substrate support assembly includes forming holes in at least one sheet, printing a slurry of conductor powder, or pressing a precut metal foil, or spraying a slurry of conductor powder, on the at least one sheet to form the planar heater zones, the power supply lines, and power return lines. The holes in the at least one sheet are filled with a slurry of conductor powder to form power supply and power return vias. The sheets are then aligned, pressed, and bonded to form the heating plate.
대표청구항▼
1. A method for manufacturing a heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising a first electrically insulating layer; planar heater zones comprising at least first, second, third and fourt
1. A method for manufacturing a heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising a first electrically insulating layer; planar heater zones comprising at least first, second, third and fourth planar heater zones, each comprising one or more heater elements, the planar heater zones laterally distributed across the first electrically insulating layer and operable to tune a spatial temperature profile on the substrate; power supply lines comprising at least a first electrically conductive power supply line electrically connected to the first and second planar heater zones and a second electrically conductive power supply line electrically connected to the third and fourth planar heater zones; power return lines comprising at least a first electrically conductive power return line electrically connected to the first and third planar heater zones and a second electrically conductive power return line electrically connected to the second and fourth planar heater zones, the method comprising: (a) forming holes in ceramic sheets;(b) printing a slurry of conductor powder, or pressing a precut metal foil, or spraying a slurry of conductor powder, on the ceramic sheets to form the planar heater zones, the power supply lines, and power return lines;(c) filling the holes in the ceramic sheets with a slurry of conductor powder to form power supply and power return vias; and(d) aligning, pressing and bonding the ceramic sheets to form the heating plate. 2. The method of claim 1, wherein the planar heater zones and power supply lines are formed on the upper side of a first ceramic sheet, the power return lines are formed on the lower side of the first ceramic sheet, a second ceramic sheet is placed over the upper surface of the first ceramic sheet and a third ceramic sheet is placed below the first ceramic sheet, and the first, second and third ceramic sheets are pressed together and sintered to form a joint-free heating plate. 3. The method of claim 1, wherein the planar heater zones are formed on a first ceramic sheet, the power supply lines are formed on a second ceramic sheet placed below the first ceramic sheet, the power return lines are formed on a third ceramic sheet placed below the second ceramic sheet, a fourth ceramic sheet is placed over the first ceramic sheet, and the first, second, third and fourth ceramic sheets are pressed together and sintered to form a joint-free heating plate. 4. The method of claim 3, wherein the first, second, third, and fourth ceramic sheets are aligned prior to being pressed together and sintered. 5. The method of claim 2, wherein the first, second, and third ceramic sheets are aligned prior to being pressed together and sintered. 6. The method of claim 1, comprising pressing or cutting recesses into the ceramic sheets formed into the heating plate and mounting rectifiers in the recesses. 7. The method of claim 1, comprising connecting a rectifier between each heater zone and the power supply line or power return line connected thereto. 8. The method of claim 1, wherein the ceramic sheets are green sheets and the bonding comprises sintering the green sheets. 9. The method of claim 1, wherein the heating plate includes 100 to 400 planar heater zones, each planar heater zone covers 1 to 5 cm2 or each planar heater zone covers 10 to 100 cm2. 10. The method of claim 1, wherein a total area of the planar heater zones is from 50 to 90% of the upper surface of the heating plate. 11. The method of claim 1, further comprising arranging a primary heater layer above or below the planar heater zones, the primary heater layer including one or more primary heaters powered by 100 to 10,000 W and each of the planar heater zones powered by less than 20 W. 12. The method of claim 1, further comprising attaching the heating plate to a cooling plate and connecting the power supply and power return lines to terminal connectors. 13. The method of claim 1, wherein the layers are bonded with adhesive. 14. The method of claim 1, further comprising forming a substrate support assembly by attaching the heating plate and an electrostatic chuck to a lower electrode. 15. A method for manufacturing a heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising a first electrically insulating layer; planar heater zones comprising at least first, second, third and fourth planar heater zones, each comprising one or more heater elements, the planar heater zones laterally distributed across the first electrically insulating layer and operable to tune a spatial temperature profile on the substrate; power supply lines comprising at least a first electrically conductive power supply line electrically connected to the first and second planar heater zones and a second electrically conductive power supply line electrically connected to the third and fourth planar heater zones; power return lines comprising at least a first electrically conductive power return line electrically connected to the first and third planar heater zones and a second electrically conductive power return line electrically connected to the second and fourth planar heater zones, the method comprising: manufacturing a component layer of the heating plate by: (a) bonding a metal sheet onto a polymer film;(b) etching the metal sheet to remove metal exposed through openings of a patterned film, the etching forming an electrically conductive metal pattern of at least one of the planar heater zones, power supply lines and power return lines; and(c) removing the film;manufacturing a via layer by: (a) punching or cutting holes in a polymer film; and(b) forming conductive vias in the holes;building a laminate by bonding at least one manufactured component layer and at least one manufactured via layer; andinsulating the laminate by bonding a continuous polymer film onto at least one of upper and lower surfaces of the laminate. 16. A method for manufacturing a heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising a first electrically insulating layer; planar heater zones comprising at least first, second, third and fourth planar heater zones, each comprising one or more heater elements, the planar heater zones laterally distributed across the first electrically insulating layer and operable to tune a spatial temperature profile on the substrate; power supply lines comprising at least a first electrically conductive power supply line electrically connected to the first and second planar heater zones and a second electrically conductive power supply line electrically connected to the third and fourth planar heater zones; power return lines comprising at least a first electrically conductive power return line electrically connected to the first and third planar heater zones and a second electrically conductive power return line electrically connected to the second and fourth planar heater zones, the method comprising: depositing metal, amorphous conductive inorganic material, or conductive ceramic on the first electrically insulating layer to form at least one of the planar heater zones, power supply lines and power return lines. 17. The method of claim 16, wherein the depositing comprises sputtering, PVD, CVD, PECVD, plasma spraying or electroplating. 18. A method for processing semiconductor substrates in a semiconductor processing apparatus containing a substrate support assembly comprising an electrostatic chuck (ESC) including an electrostatic clamping layer having at least one clamping electrode configured to electrostatically clamp a semiconductor substrate on the substrate support assembly; a heating plate arranged below the electrostatic clamping layer, the heating layer comprising a first electrically insulating layer; planar heater zones comprising at least first, second, third and fourth planar heater zones, each comprising one or more heater elements, the planar heater zones laterally distributed across the first electrically insulating layer and operable to tune a spatial temperature profile on the substrate; power supply lines comprising at least a first electrically conductive power supply line electrically connected to the first and second planar heater zones and a second electrically conductive power supply line electrically connected to the third and fourth planar heater zones; power return lines comprising at least a first electrically conductive power return line electrically connected to the first and third planar heater zones and a second electrically conductive power return line electrically connected to the second and fourth planar heater zones; and a cooling plate attached to a lower side of the heating plate by a thermal barrier layer, the method comprising: (a) loading a semiconductor substrate into the processing chamber and positioning the semiconductor substrate on the substrate support assembly;(b) determining a temperature profile for processing conditions affecting critical dimension (CD) uniformity(c) heating the semiconductor substrate to conform to the temperature profile using the substrate support assembly;(d) processing the semiconductor substrate while controlling the temperature profile by independently controlled heating of the planar heater zones;(e) unloading the semiconductor substrate from the processing chamber and repeating steps (a)-(e) with a different semiconductor substrate. 19. A method for manufacturing a heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising a first electrically insulating layer; planar heater zones comprising at least first, second, third and fourth planar heater zones, each comprising one or more heater elements, the planar heater zones laterally distributed across the first electrically insulating layer and operable to tune a spatial temperature profile on the substrate; power supply lines comprising at least a first electrically conductive power supply line electrically connected to the first and second planar heater zones and a second electrically conductive power supply line electrically connected to the third and fourth planar heater zones; power return lines comprising at least a first electrically conductive power return line electrically connected to the first and third planar heater zones and a second electrically conductive power return line electrically connected to the second and fourth planar heater zones, the method comprising: forming a manufactured component layer of the heating plate by: (a) bonding a sheet onto a polymer film;(b) applying a second film onto the sheet wherein openings in the second film correspond to locations where metal is to be removed;(c) etching the sheet to remove portions of the sheet exposed through openings of the second film, the etching forming an electrically conductive pattern of at least one of the planar heater zones, power supply lines and power return lines; and(d) removing the second film;forming a manufactured via layer by: (a) punching or cutting holes in a polymer film; and(b) forming conductive vias in the holes;building a laminate by bonding at least one manufactured component layer and at least one manufactured via layer; andinsulating the laminate by bonding a continuous polymer film onto at least one of upper and lower surfaces of the laminate. 20. The method of claim 19, wherein the sheet is a conductive inorganic film. 21. The method of claim 19, wherein the sheet is a conductive ceramic sheet.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (77)
O\Geary Daniel R. (Albuquerque NM) Arnold Larry D. (Albuquerque NM), Advanced thermoelectric heating and cooling system.
Cox,Kenneth A.; Nichols,Walter A.; Sprinkel, Jr.,F. Murphy; McRae,Douglas D.; Sweeney,William R., Aerosol generator having temperature controlled heating zone and method of use thereof.
Koelmel, Blake; Lerner, Alexander N.; Ranish, Joseph M.; Sangam, Kedarnath; Sorabji, Khurshed, Apparatus and method for supporting, positioning and rotating a substrate in a processing chamber.
Grimard, Dennis; Kholodenko, Arnold; Veytser, Alex; Thach, Senh; Cheng, Wing, Apparatus for regulating temperature of a process kit in a semiconductor wafer-processing chamber.
Natsuhara, Masuhiro; Narita, Masashi; Nakata, Hirohiko; Kuibira, Akira, Circuit pattern of resistance heating elements and substrate-treating apparatus incorporating the pattern.
Brown,Karl; Sherstinsky,Semyon; Wang,Wei W.; Tsai,Cheng Hsiung; Mehta,Vineet; Lau,Allen; Sansoni,Steve, Detachable electrostatic chuck for supporting a substrate in a process chamber.
Arena Chantal (Le Fontanil FRX) Noel Patrice (Sassenage FRX), Heating plate for heating an object placed on its surface and chemical treatment reactor equipped with said plate.
Shamouilian Shamouil ; Kumar Ananda H. ; Kholodenko Arnold ; Grimard Dennis S. ; Mohn Jonathan D. ; Chafin Michael G. ; Collins Kenneth S., High density plasma process chamber.
Hasegawa Isahiro (Stormville NY) Muller Karl Paul (Wappingers Falls NY) Poschenriedes Bernhard L. (Poughkeepsie NY) Timme Hans-Joerg (Wappingers Falls NY) Van Kessel Theodore (Millbrook NY), In-situ wafer temperature control apparatus for single wafer tools.
Vincent E. Burkhart ; Steven Sansoni ; Michael N. Sugarman ; Anthony Chan, Method and apparatus for reducing thermal gradients within a substrate support.
Yokogawa, Ken'etsu; Momonoi, Yoshinori; Negishi, Nobuyuki; Izawa, Masaru; Tachi, Shinichi, Plasma processing system and method for manufacturing a semiconductor device by using the same.
Gopalraja,Praburam; Fu,Jianming; Tang,Xianmin; Forster,John C.; Kelkar,Umesh, Self-ionized and capacitively-coupled plasma for sputtering and resputtering.
Sorabji, Khurshed; Lerner, Alexander; Ranish, Joseph; Hunter, Aaron; Adams, Bruce; Behdjat, Mehran; Ramanujam, Rajesh, Temperature measurement and control of wafer support in thermal processing chamber.
Jyousaka, Megumi; Shinozuka, Shinichi; Ogata, Kunie, Temperature setting method of thermal processing plate, computer-readable recording medium recording program thereon, and temperature setting apparatus for thermal processing plate.
Hudson, Douglas E.; Butcher, Dana G.; Gates, Richard B.; Pelrin, James, Workpiece chuck with temperature control assembly having spacers between layers providing clearance for thermoelectric modules.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.