Circuit and method for improving ESD tolerance and switching speed
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/66
H01L-021/82
H01L-027/12
H01L-027/02
H01L-029/10
출원번호
US-0521378
(2014-10-22)
등록번호
US-9406695
(2016-08-02)
발명자
/ 주소
Shapiro, Eric S.
Allison, Matt
출원인 / 주소
Peregrine Semiconductor Corporation
대리인 / 주소
Jaquez Land Greenhaus LLP
인용정보
피인용 횟수 :
1인용 특허 :
258
초록▼
Embodiments of systems, methods, and apparatus for improving ESD tolerance and switching time for semiconductor devices including metal-oxide-semiconductor (MOS) field effect transistors (FETs), and particularly to MOSFETs fabricated on semiconductor-on-insulator and silicon-on-sapphire substrates.
Embodiments of systems, methods, and apparatus for improving ESD tolerance and switching time for semiconductor devices including metal-oxide-semiconductor (MOS) field effect transistors (FETs), and particularly to MOSFETs fabricated on semiconductor-on-insulator and silicon-on-sapphire substrates. Embodiments provide an improved FET structure having an accumulated charge sink (ACS) circuit, fast switching times, and improved ESD tolerance.
대표청구항▼
1. An electronic circuit including: a. a field effect transistor (FET) having a gate, a drain, a source, and a body;b. a gate resistor series connected to the gate of the FET;c. an accumulated charge sink (ACS) circuit connected to the body of the FET; andd. an ACS resistance series connected to the
1. An electronic circuit including: a. a field effect transistor (FET) having a gate, a drain, a source, and a body;b. a gate resistor series connected to the gate of the FET;c. an accumulated charge sink (ACS) circuit connected to the body of the FET; andd. an ACS resistance series connected to the ACS circuit, wherein the series-connected ACS resistance and the ACS circuit are connected to the gate resistor of the FET at a node opposite to the connection of the gate resistor to the gate. 2. The electronic circuit of claim 1, wherein the resistance of the ACS resistance is sized to provide substantial ESD tolerance without substantially impairing the function of the ACS circuit. 3. The electronic circuit of claim 1, wherein the resistance of the ACS resistance has at least 10 times the resistance of the gate resistor. 4. The electronic circuit of claim 1, wherein the ACS circuit is a diode. 5. An integrated circuit including at least two stacked field effect transistors (FET) each having a gate, a drain, a source, and a body, each FET further including: a. a gate resistor series connected to the gate of such FET;b. an accumulated charge sink (ACS) circuit connected to the body of such FET; andc. an ACS resistance series connected to the ACS circuit, wherein the series-connected ACS resistance and the ACS circuit are connected to the gate resistor of such FET at a node opposite to the connection of the gate resistor to the gate. 6. The integrated circuit of claim 5, wherein the resistance of the ACS resistance is sized to provide substantial ESD tolerance without substantially impairing the function of the ACS circuit. 7. The integrated circuit of claim 5, wherein the resistance of the ACS resistance has at least 10 times the resistance of the gate resistor. 8. The integrated circuit of claim 5, wherein the ACS circuit is a diode. 9. The integrated circuit of claim 5, wherein the integrated circuit is fabricated on one of a semiconductor-on-insulator substrate or a silicon-on-sapphire substrate. 10. A method for improving electrostatic discharge tolerance and switching speed in an integrated circuit, including: a. fabricating an integrated circuit including a field effect transistor (FET) having a gate, a drain, a source, and a body;b. connecting a gate resistor in series with the gate of the FET;c. connecting an accumulated charge sink (ACS) circuit to the body of the FET;d. connecting an ACS resistance in series with the ACS circuit; ande. connecting the series-connected ACS resistance and the ACS circuit to the gate resistor of the FET at a node opposite to the connection of the gate resistor to the gate. 11. The method of claim 10, further including sizing the resistance of the ACS resistance to provide substantial ESD tolerance without substantially impairing the function of the ACS circuit. 12. The method of claim 10, further including setting the resistance of the ACS resistance to be at least 10 times the resistance of the gate resistor. 13. The method of claim 10, wherein the ACS circuit is a diode. 14. The method of claim 10, wherein the step of fabricating an integrated circuit includes fabricating the integrated circuit on one of a semiconductor-on-insulator substrate or a silicon-on-sapphire substrate. 15. An integrated circuit including at least one field effect transistor (FET) configured to switch or process a radio frequency signal, each FET having a gate, a drain, a source, and a body, each FET further including: a. a gate resistor series connected to the gate of such FET at a first node and configured to be coupled to a control signal at a second node;b. an accumulated charge sink (ACS) diode connected to the body of such FET; andc. at least one ACS resistance series connected to the ACS diode, wherein the series-connected at least one ACS resistance and the ACS diode are connected to the second node, and the at least one ACS resistance is sized to provide substantial ESD tolerance without substantially impairing the function of the ACS diode. 16. The integrated circuit of claim 15, wherein the total resistance of the at least one ACS resistance has at least 10 times the resistance of the gate resistor. 17. The integrated circuit of claim 15, wherein the integrated circuit is fabricated on one of a semiconductor-on-insulator substrate or a silicon-on-sapphire substrate.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (258)
Zhang,Shuyun; McMorrow,Robert J., 2V SPDT switch for high power RF wireless applications.
Fukamachi,Keisuke; Kemmochi,Shigeru; Watanabe,Mitsuhiro; Taketa,Tsuyoshi; Tai,Hiroyuki; Yokouchi,Satoru, Bypass filter, multi-band antenna switch circuit, and layered module composite part and communication device using them.
Staab David R. ; Greene Richard M. ; Burgener Mark L. ; Reedy Ronald E., CMOS circuitry with shortened P-channel length on ultrathin silicon on insulator.
Cain,David A.; Gambino,Jeffrey P.; Rohrer,Norman J.; Seitzer,Daryl M.; Voldman,Steven H., Charge modulation network for multiple power domains for silicon-on-insulator technology.
Burt Rodney T. (Tucson AZ) Kalthoff Timothy V. (Tucson AZ) Heisley David A. (Tucson AZ) Stitt ; II R. Mark (Tucson AZ), Circuit technique for cancelling non-linear capacitor-induced harmonic distortion.
Bryant Andres ; Clark William F. ; Ellis-Monaghan John J. ; Maciejewski Edward P. ; Nowak Edward J. ; Pricer Wilbur D. ; Tong Minh H., Device design for enhanced avalanche SOI CMOS.
Bryant Andres ; Clark William F. ; Ellis-Monaghan John J. ; Maciejewski Edward P. ; Nowak Edward J. ; Pricer Wilbur D. ; Tong Minh H., Device method for enhanced avalanche SOI CMOS.
Hu Chenming (Alamo CA) Ko Ping K. (Richmond CA) Assaderaghi Fariborz (Berkeley CA) Parke Stephen (Poughkeepsie NY), Dynamic threshold voltage mosfet having gate to body connection for ultra-low voltage operation.
Nakajima,Akishige; Ogawa,Takashi; Suenaga,Hidenori; Tange,Eigo; Osakabe,Shinya; Shigeno,Yasushi, Electric component for communication device and semiconductor device for switching transmission and reception.
Noguchi Tsutomu (c/o NEC Corporation ; 33-1 ; Shiba 5-chome Minato-ku ; Tokyo JPX), FET switch circuit having small insertion loss and exhibiting stable operation.
Uda Hisanori (Higashiosaka JPX) Harada Yasoo (Hirakata JPX), Fet switching circuit for switching between a high power transmitting signal and a lower power receiving signal.
Assaderaghi, Fariborz; Bryant, Andres; Cottrell, Peter E.; Gauthier, Jr., Robert J.; Mann, Randy W.; Nowak, Edward J.; Rankin, Jed H., Grounded body SOI SRAM cell.
Reedy Ronald E. (San Diego CA) Burgener Mark L. (San Diego CA), High-frequency wireless communication system on a single ultrathin silicon on sapphire chip.
Reedy Ronald E. (San Diego CA) Burgener Mark L. (San Diego CA), High-frequency wireless communication system on a single ultrathin silicon on sapphire chip.
Reedy Ronald E. (San Diego CA) Burgener Mark L. (San Diego CA), High-frequency wireless communication system on a single ultrathin silicon on sapphire chip.
Reedy Ronald E. (San Diego CA) Burgener Mark L. (San Diego CA), High-frequency wireless communication system on a single ultrathin silicon on sapphire chip.
Houston Theodore W., Memory circuits, systems, and methods with cells using back bias to control the threshold voltage of one or more corresponding cell transistors.
Storino Salvatore N. ; Tran Jeff Van, Method and apparatus for elimination of parasitic bipolar action in logic circuits for history removal under stack contention including complementary oxide semiconductor (CMOS) silicon on insulator (.
Allen, David Howard; Kuang, Jente Benedict; Lu, Pong-Fei; Saccamango, Mary Joseph; Stasiak, Daniel Lawrence, Method and apparatus for enhanced SOI passgate operations.
Kuang Jente Benedict ; Lu Pong-Fei ; Saccamango Mary Joseph, Method and apparatus for reducing parasitic bipolar current in a silicon-on-insulator transistor.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Stuber, Michael A.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L., Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink.
Brindle, Christopher N.; Deng, Jie; Genc, Alper; Yang, Chieh-Kai, Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction.
Stuber, Michael A.; Brindle, Christopher N.; Kelly, Dylan J.; Kemerling, Clint L.; Imthurn, George P.; Welstand, Robert B.; Burgener, Mark L.; Dribinsky, Alexander; Kim, Tae Youn, Method and apparatus improving gate oxide reliability by controlling accumulated charge.
Chuang, Ching-Te Kent; Kuang, Jente Benedict; Saccamango, Mary Joseph, Method and apparatus to ensure functionality and timing robustness in SOI circuits.
Beyer Klaus D. (Poughkeepsie NY) Buti Taqi N. (Millbrook NY) Hsieh Chang-Ming (Fishkill NY) Hsu Louis L. (Fishkill NY), Method of forming a SOI transistor having a self-aligned body contact.
Crenshaw, Darius L.; Jacobsen, Stuart M.; Seymour, David J., Micro-electromechanical switch fabricated by simultaneous formation of a resistor and bottom electrode.
Yamamoto Kazuya,JPX ; Maemura Kosei,JPX, Radio-frequency integrated circuit for a radio-frequency wireless transmitter-receiver with reduced influence by radio-frequency power leakage.
Fariborz Assaderaghi ; Kerry Bernstein ; Michael J. Hargrove ; Norman J. Rohrer ; Peter Smeys, SOI CMOS dynamic circuits having threshold voltage control.
Allen David Howard ; Chuang Ching-Te Kent ; Kuang Jente Benedict, SOI CMOS sense amplifier with enhanced matching characteristics and sense point tolerance.
Kim, Young-Wug; Kim, Byung-Sun; Kang, Hee-Sung; Ko, Young-Gun; Park, Sung-Dae; Kim, Min-Su; Kim, Kwang-Il, SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same.
Young-Wug Kim KR; Byung-Sun Kim KR; Hee-Sung Kang KR; Young-Gun Ko KR; Sung-Bae Park KR, SOI semiconductor integrated circuit for eliminating floating body effects in SOI MOSFETs and method of fabricating the same.
Mashiko Koichiro,JPX ; Ueda Kimio,JPX ; Wada Yoshiki,JPX, Silicon-on-insulator circuit having series connected PMOS transistors each having connected body and gate.
Petrov, Andrei R.; Christensen, Craig L.; Reinhard, Kenneth L., Structures and methods for direct conversion from radio frequency modulated signals to baseband signals.
Bertin Claude Louis ; Ellis-Monaghan John Joseph ; Hedberg Erik Leigh ; Hook Terence Blackwell ; Mandelman Jack Allan ; Nowak Edward Joseph ; Pricer Wilbur David ; Tong Minh Ho ; Tonti William Robert, Switched body SOI (silicon on insulator) circuits and fabrication method therefor.
Assaderaghi Fariborz ; Davari Bijan ; Hsu Louis L. ; Mandelman Jack A. ; Shahidi Ghavam G., Two-device memory cell on SOI for merged logic and memory applications.
Estes ; Jr. Earl M. (Tucson AZ), Two-state, bilateral, single-pole, double-throw, half-bridge power-switching apparatus and power supply means for such e.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.