Stackable non-volatile resistive switching memory device and method of fabricating the same
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-047/00
H01L-027/24
H01L-045/00
출원번호
US-0715159
(2015-05-18)
등록번호
US-9412789
(2016-08-09)
발명자
/ 주소
Herner, Scott Brad
출원인 / 주소
Crossbar, Inc.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
0인용 특허 :
137
초록▼
A memory device includes a first plurality of memory cells arranged in a first crossbar array, a first thickness of dielectric material overlying the first plurality of memory cells, and a second plurality of memory cells arranged in a second crossbar array overlying the first thickness of dielectri
A memory device includes a first plurality of memory cells arranged in a first crossbar array, a first thickness of dielectric material overlying the first plurality of memory cells, and a second plurality of memory cells arranged in a second crossbar array overlying the first thickness of dielectric material. The memory device further includes a second thickness of dielectric material overlying the second plurality of memory cells. In a specific embodiment, the memory device further includes a Nth thickness of dielectric material overlying an Nth plurality of memory cells, where N is an integer ranging from 3 to 8.
대표청구항▼
1. A semiconductor device having a memory device, comprising: a substrate;a first plurality of memory cells disposed upon the substrate comprising:a first plurality of top electrodes comprising a first metal layer, wherein the first plurality of top electrodes spatially extend in a first direction;a
1. A semiconductor device having a memory device, comprising: a substrate;a first plurality of memory cells disposed upon the substrate comprising:a first plurality of top electrodes comprising a first metal layer, wherein the first plurality of top electrodes spatially extend in a first direction;a first plurality of bottom electrodes comprising a second metal layer, wherein the first plurality of bottom electrodes spatially extending in a second direction, wherein the first direction and the second direction are different;a first barrier material layer disposed in intersection regions between the first plurality of top electrodes and the first plurality of bottom electrodes, wherein the first barrier material layer contacts the first plurality of bottom electrodes within the intersection regions;a resistive switching material layer disposed in the intersection regions, wherein the resistive switching material layer contacts the first barrier material layer within a first contact region;an active metal layer disposed in the intersection regions, wherein the active metal layer contacts the resistive switching material layer within a second contact region; anda second barrier material layer disposed in the intersection regions, wherein the second barrier layer contacts the active metal layer and contacts the first plurality of top electrodes within the intersection regions;a dielectric material layer disposed overlying the first plurality of memory cells; anda second plurality of memory cells disposed upon the dielectric material layer;wherein a size of the first contact region and a size of the second contact region are different. 2. The semiconductor device of claim 1, wherein the first metal layer is selected from a group consisting of: copper and aluminum; andwherein the second metal layer is selected from a group consisting of: copper and aluminum. 3. The semiconductor device of claim 2, wherein the first barrier material layer comprises a material selected from a group consisting of: titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, and a metal nitride. 4. The semiconductor device of claim 1, further comprising at least one CMOS device disposed within the substrate and below the first plurality of memory cells, wherein the CMOS device is coupled to at least one of the first plurality of memory cells. 5. The semiconductor device of claim 4, wherein the at least one CMOS device is selected from a group consisting of: a programming circuit, a read circuit, and an erase circuit. 6. The semiconductor device of claim 1, wherein particles of an active metal derived from the active metal layer at one of the intersection regions of a first memory cell from the first plurality of memory cells are disposed within a resistive switching material of the first memory cell and form a first filament. 7. The semiconductor device of claim 6, wherein the particles of the active metal are disposed within defect regions of the resistive switching material. 8. The semiconductor device of claim 6, wherein a resistance for the first memory cell is associated with a length of the first filament. 9. The semiconductor device of claim 1, wherein the second plurality of memory cells disposed upon the dielectric material layer comprises: a second plurality of top electrodes comprising a third metal layer, wherein the second plurality of top electrodes spatially extend in the first direction;a second plurality of bottom electrodes comprising a fourth metal layer, wherein the second plurality of bottom electrodes spatially extending in the second direction;a third barrier material layer disposed in second intersection regions between the second plurality of top electrodes and the second plurality of bottom electrodes, wherein the second barrier material layer contacts the second plurality of bottom electrodes within the intersection regions;a second resistive switching material layer disposed in the second intersection regions, wherein the second resistive switching material layer contacts the third barrier material layer within a third contact region;a second active metal layer disposed in the second intersection regions, wherein the second active metal layer contacts the second resistive switching material layer within a fourth contact region; anda fourth barrier material layer disposed in the second intersection regions, wherein the fourth barrier layer contacts second the active metal layer and contacts the second plurality of top electrodes within the intersection regions;a second dielectric material layer disposed overlying the second plurality of memory cells; andwherein a size of the third contact region and a size of the fourth contact region are different. 10. The semiconductor device of claim 9, wherein the third metal layer is selected from a group consisting of: copper and aluminum;wherein the fourth metal layer is selected from a group consisting of: copper and aluminum; andwherein the third barrier material layer comprises a material selected from a group consisting of: titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, and a metal nitride. 11. A method for fabricating a semiconductor device, comprising: providing a substrate;forming a first plurality of bottom electrodes upon the substrate, wherein the first plurality of bottom electrodes comprising a first metal layer, wherein the first plurality of bottom electrodes spatially extend in a first direction;forming a first barrier material layer in contact with the first plurality of bottom electrodes within intersection regions;forming a resistive switching material layer in contact with the first barrier material layer within a first contact region within the intersection regions;forming an active metal layer in contact with the resistive switching material within a second contact region within the intersection regions;forming a second barrier material layer in contact with the active metal layer within the intersection regions;forming a first plurality of top electrodes in contact with the second barrier material layer, wherein the second plurality of top electrodes spatially extends in a second direction, wherein the first direction and the second direction are different, and wherein the first plurality of top electrodes and the first plurality of bottom electrodes spatially cross within the intersection regions and a first plurality of memory cells are formed at the intersection regions; andwherein a size of the first contact region and a size of the second contact region are different. 12. The method of claim 11, wherein the first metal layer is selected from a group consisting of: copper and aluminum; andwherein the second metal layer is selected from a group consisting of: copper and aluminum. 13. The method of claim 12, wherein the first barrier material layer comprises a material selected from a group consisting of: titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, and a metal nitride. 14. The method of claim 11, wherein the providing the substrate comprises providing the substrate comprising a plurality of CMOS devices; andwherein the method further comprises coupling at least one CMOS device from the plurality of CMOS devices to at least one of the first plurality of memory cells. 15. The method of claim 14, wherein the plurality of CMOS devices are selected from a group consisting of: a portion of a programming circuit, a portion of a read circuit, and a portion of an erase circuit. 16. The method of claim 11, wherein particles of active metal layer of a first memory cell from the first plurality of memory cells are configured to be disposed with a resistive switching material of the first memory cell. 17. The method of claim 16, wherein the resistive switching material comprises a plurality of defect regions configured to store the particles of the active metal layer of the first memory cell. 18. The method of claim 16, wherein a resistance for the first memory cell is adjustable. 19. The method of claim 11, further comprising forming a dielectric material layer overlying the first plurality of memory cells;forming a second plurality of bottom electrodes upon the dielectric material layer, wherein the second plurality of top electrodes comprising a third metal layer, wherein the second plurality of top electrodes spatially extend in the first direction;forming a third barrier material layer in contact with the second plurality of bottom electrodes within second intersection regions;forming a second resistive switching material layer in contact with the third barrier material layer within a third contact region within the second intersection regions;forming a second active metal layer in contact with the second resistive switching material within a fourth contact region within the intersection regions;forming a fourth barrier material layer in contact with the second active metal layer within the second intersection regions;forming a second plurality of top electrodes in contact with the fourth barrier material layer, wherein the second plurality of top electrodes spatially extends in the second direction, and wherein the second plurality of top electrodes and the second plurality of bottom electrodes spatially cross within the intersection regions; andwherein a size of the first contact region and a size of the second contact region are different. 20. The method of claim 19, wherein the third metal layer is selected from a group consisting of: copper and aluminum;wherein the fourth metal layer is selected from a group consisting of: copper and aluminum; andwherein the third barrier material layer comprises a material selected from a group consisting of: titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, and a metal nitride. 21. A semiconductor device having a memory device, comprising: a substrate;a first memory cell disposed upon the substrate comprising:a first top electrode comprising a first metal layer that spatially extends in a first direction;a first bottom electrode comprising a second metal layer spatially extending in a second direction, wherein the first direction and the second direction are different;a first barrier material layer disposed in intersection region between the first top electrode and the first bottom electrode, wherein the first barrier material layer contacts the first bottom electrode within the intersection region;a resistive switching material layer disposed in the intersection region, wherein the resistive switching material layer contacts the first barrier material layer within a first contact region;an active metal layer disposed in the intersection region, wherein the active metal layer contacts the resistive switching material layer within a second contact region; anda second barrier material layer disposed in the intersection region, wherein the second barrier layer contacts the active metal layer and contacts the first top electrode within the intersection region;a dielectric material layer disposed overlying the first memory cell; and a second memory cell disposed upon the dielectric material layer;wherein a size of the first contact region and a size of the second contact region are different. 22. The semiconductor device of claim 21wherein the first metal layer comprises copper; andwherein the second metal layer comprises: copper. 23. The semiconductor device of claim 22 wherein the first barrier material layer comprises a material selected from a group consisting of: titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, and a metal nitride. 24. The semiconductor device of claim 21wherein as deposited, the resistive switching material layer comprises an undoped silicon-containing material having a plurality of defect regions; andwherein particles of an active metal derived from the active metal layer of the first memory cell are disposed with the defect regions of the resistive switching material and form a first filament. 25. The semiconductor device of claim 21 wherein the second memory cell disposed upon the dielectric material layer comprises: a second top electrode comprising a third metal layer, wherein the second top electrode spatially extends in a third direction;a second bottom electrode comprising a fourth metal layer, wherein the second bottom electrode spatially extends in a fourth direction;a third barrier material layer disposed in an intersection region between the second top electrode and the second bottom electrode, wherein the second barrier material layer contacts the second bottom electrode within the intersection region;a second resistive switching material layer disposed in the intersection region, wherein the second resistive switching material layer contacts the third barrier material layer within a third contact region;a second active metal layer disposed in the intersection region, wherein the second active metal layer contacts the second resistive switching material layer within a fourth contact region; anda fourth barrier material layer disposed in the intersection region, wherein the fourth barrier layer contacts the second active metal layer and contacts the second top electrode within the intersection region;a second dielectric material layer disposed overlying the second memory cell;wherein a size of the third contact region and a size of the fourth contact region are different;wherein the third direction and the fourth direction are different;wherein the third metal layer comprises copper;wherein the fourth metal layer comprises copper; andwherein the third barrier material layer comprises a material selected from a group consisting of: titanium, titanium nitride, tantalum, tantalum nitride, tungsten nitride, and a metal nitride.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (137)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Chen, Yung-Tin; Pan, Chuanbin; Mihnea, Andrei; Maxwell, Steven; Hou, Kun, Memory cells having storage elements that share material layers with steering elements and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.