A semiconductor device includes a III-N layer, a plurality of parallel conductive fingers on the III-N layer, an insulator layer over the III-N layer, and a gate. The plurality of parallel conductive fingers includes a source and drain bus, a plurality of source fingers coupled to the source bus and
A semiconductor device includes a III-N layer, a plurality of parallel conductive fingers on the III-N layer, an insulator layer over the III-N layer, and a gate. The plurality of parallel conductive fingers includes a source and drain bus, a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends, and a plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, the drain fingers being interdigitated between the source fingers. The gate comprises a plurality of straight and a plurality of connecting sections, each straight section between a source finger and adjacent drain finger, and the connecting sections each joining two adjacent straight sections and curving around a respective source or drain finger end.
대표청구항▼
1. A method of fabricating a semiconductor device, the method comprising: forming a III-N layer on a substrate;forming a plurality of parallel conductive fingers on the III-N layer, including forming: a source bus and a drain bus;a plurality of source fingers coupled to the source bus and extending
1. A method of fabricating a semiconductor device, the method comprising: forming a III-N layer on a substrate;forming a plurality of parallel conductive fingers on the III-N layer, including forming: a source bus and a drain bus;a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends; anda plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, wherein the drain fingers are interdigitated between the source fingers;forming an insulator layer over the III-N layer;etching a gate recess in the insulator layer, the gate recess comprising: a plurality of straight sections, each straight section lying between a source finger and an adjacent drain finger and having a substantially uniform length along a direction of current flow of the semiconductor device;a plurality of connecting sections, each connecting section joining two adjacent straight sections at joining points, each connecting section including a first edge proximal to a respective source finger end or drain finger end and a second edge opposite the first edge, wherein a length of the connecting section, measured in a direction substantially perpendicular to the first and second edges, gradually expands from a value of the substantially uniform length of the two adjacent straight sections at the joining points to a larger value at one or more intermediary points between the joining points;cleaning the gate recess using a chemical cleaning process; andforming a gate over the gate recess. 2. The method of claim 1, wherein each connecting section curves continuously around a respective source finger end or drain finger end. 3. The method of claim 1, wherein forming the III-N layer comprises forming a III-N channel layer and a III-N barrier layer, wherein a compositional difference between the III-N channel layer and the III-N barrier layer causes a 2DEG channel to be induced in the III-N channel layer adjacent to the III-N barrier layer. 4. The method of claim 3, comprising implanting ions into the III-N layer in one or more peripheral edge regions underneath the connecting sections of the gate recess, thereby causing the 2DEG channel not to be induced in the peripheral edge regions. 5. The method of claim 3, wherein etching the gate recess comprises etching the gate recess, in one or more peripheral edge regions underneath the connecting sections of the gate recess, to a depth sufficient to cause the 2DEG channel not to be induced under the gate in the peripheral edge regions. 6. The method of claim 1, wherein etching the gate recess comprises etching the gate recess to leave slanted sidewalls for the gate. 7. The method of claim 1, wherein forming the insulator layer comprises forming a gate insulator layer over the III-N layer, an etch stop layer over the gate insulator layer, and an electrode defining layer over the etch stop layer. 8. The method of claim 7, wherein etching the gate recess comprises etching the gate recess, in an active region underneath the straight sections, to a depth into the etch stop layer. 9. The method of claim 7, wherein the gate insulator layer comprises silicon nitride, the etch stop layer comprises aluminum nitride, and the electrode defining layer comprises silicon nitride. 10. The method of claim 1, wherein each connecting section is a curved section which curves around a respective source finger end or drain finger end. 11. A semiconductor device comprising: a III-N layer;a plurality of parallel conductive fingers on the III-N layer, including: a source bus and a drain bus;a plurality of source fingers coupled to the source bus and extending from the source bus towards the drain bus to respective source finger ends; anda plurality of drain fingers coupled to the drain bus and extending from the drain bus towards the source bus to respective drain finger ends, wherein the drain fingers are interdigitated between the source fingers;an insulator layer over the III-N layer; anda gate comprising: a plurality of straight sections, each straight section lying between a source finger and an adjacent drain finger and having a substantially uniform length along a direction of current flow of the semiconductor device; anda plurality of connecting sections, each connecting section joining two adjacent straight sections at joining points, each connecting section including a first edge proximal to a respective source finger end or drain finger end and a second edge opposite the first edge, wherein a length of the connecting section, measured in a direction substantially perpendicular to the first and second edges, gradually expands from a value of the substantially uniform length of the two adjacent straight sections at the joining points to a larger value at one or more intermediary points between the joining points. 12. The semiconductor device of claim 11, wherein each connecting section curves continuously around a respective source finger end or drain finger end. 13. The semiconductor device of claim 11, wherein the III-N layer comprises a III-N channel layer and a III-N barrier layer, wherein a compositional difference between the III-N channel layer and the III-N barrier layer causes a 2DEG channel to be induced in the III-N channel layer adjacent to the III-N barrier layer. 14. The semiconductor device of claim 13, wherein ions are implanted into one or more peripheral edge regions underneath the connecting sections of the gate, thereby causing the 2DEG channel not to be induced in the peripheral edge regions. 15. The semiconductor device of claim 13, wherein the gate is recessed, in one or more peripheral edge regions underneath the connecting sections of the gate, to a depth sufficient to cause the 2DEG channel not to be induced under the connecting sections of the gate in the peripheral edge regions. 16. The semiconductor device of claim 11, wherein the gate comprises slanted sidewalls. 17. The semiconductor device of claim 11, further comprising a recess in the insulator layer, wherein the gate is in the recess. 18. The semiconductor device of claim 17, wherein a length of a portion of the recess beneath the plurality of connecting sections is greater than a length of the recess in a direction of current flow beneath the plurality of straight sections. 19. The semiconductor device of claim 11, wherein the insulator layer comprises a gate insulator layer over the III-N layer, an etch stop layer over the gate insulator layer, and an electrode defining layer over the etch stop layer. 20. The semiconductor device of claim 19, wherein the gate is recessed, in an active region underneath the straight sections, to a depth into the etch stop layer. 21. The semiconductor device of claim 19, wherein the gate insulator layer comprises silicon nitride, the etch stop layer comprises aluminum nitride, and the electrode defining layer comprises silicon nitride. 22. The semiconductor device of claim 11, wherein each connecting section is a curved section which curves around a respective source finger end or drain finger end.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (200)
Saxler, Adam William, Aluminum free group III-nitride based high electron mobility transistors.
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
De Cremoux,Guillaume; Van Loo,Insun; Dikken,Jan; Nieuwhoff,Ferry; Christoforou,Yovgos; Kenc,Aykut; Willemsen,Wilhelmus Johannes Remigius, Bi-directional double NMOS switch.
Flynn, Jeffrey S.; Brandes, George R., Doped group III-V nitride materials, and microelectronic devices and device precursor structures comprising same.
Iafrate Gerald J. (Toms River NJ) Poli Louis C. (Hazlet NJ) Aucoin Thomas (Ocean NJ) Heath Linda S. (W. Long Beach NJ), Dual channel high electron mobility field effect transistor.
Robinson,Kevin L., Electronic device comprising enhancement mode pHEMT devices, depletion mode pHEMT devices, and power pHEMT devices on a single substrate and method of creation.
Jelloian Linda (Northridge CA) Matloubian Mehran (Encino CA) Nguyen Loi D. (Thousand Oaks CA) Schmitz Adele (Newbury Park CA), Fabrication process for AlxIn1-xAs/GayIn1-yAs power HFET ohmic c.
Mizuta Masashi,JPX ; Kuzuhara Masaaki,JPX ; Nashimoto Yasunobu,JPX ; Asano Kazunori,JPX ; Miyoshi Yosuke,JPX ; Mochizuki Yasunori,JPX, Fet having non-overlapping field control electrode between gate and drain.
Johnson,Jerry W.; Therrien,Robert J.; Vescan,Andrei; Brown,Jeffrey D., Gallium nitride material devices including an electrode-defining layer and methods of forming the same.
Yu, Edward T.; Asbeck, Peter M.; Lau, Silvanus S.; Dang, Xiaozhong, Gallium nitride-based HFET and a method for fabricating a gallium nitride-based HFET.
Smith,Richard Peter; Sheppard,Scott T.; Saxler,Adam William; Wu,Yifeng, Group III nitride field effect transistors (FETS) capable of withstanding high temperature reverse bias test conditions.
Green, Bruce M.; Hartin, Olin L.; Klingbeil, Lawrence S.; Lan, Ellen Y.; Li, Hsin-Hua P.; Weitzel, Charles E., Method for forming a microwave field effect transistor with high operating voltage.
Chan Lap (Singapore SGX) Zhou Met S. (Singapore SGX), Method for forming residue free patterned conductor layers upon high step height integrated circuit substrates using ref.
Keller, Stacia; Mishra, Umesh Kumar; Fichtenbaum, Nicholas A., Method for heteroepitaxial growth of high-quality N-face GaN, InN, and AIN and their alloys by metal organic chemical vapor deposition.
Keller, Stacia; Mishra, Umesh K.; Fichtenbaum, Nicholas A., Method for heteroepitaxial growth of high-quality N-face gallium nitride, indium nitride, and aluminum nitride and their alloys by metal organic chemical vapor deposition.
Smith, Richard Peter, Methods of fabricating aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Palacios, Tomas; Shen, Likun; Mishra, Umesh K., Methods to shape the electric field in electron devices, passivate dislocations and point defects, and enhance the luminescence efficiency of optical devices.
Robinson,Kevin L.; Witkowski,Larry; Kao,Ming Yih, Multi-layer structure for use in the fabrication of integrated circuit devices and methods for fabrication of same.
Mishra, Umesh K.; Pei, Yi; Rajan, Siddharth; Wong, Man Hoi, N-face high electron mobility transistors with low buffer leakage and low parasitic resistance.
Saxler, Adam William; Smith, Richard Peter; Sheppard, Scott T., Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses.
Sheppard,Scott T.; Smith,Richard Peter; Ring,Zoltan, Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof.
Yamada, Atsushi, Semiconductor device including gate electrode provided over active region in P-type nitride semiconductor layer and method of manufacturing the same, and power supply apparatus.
Ando, Yuji; Okamoto, Yasuhiro; Ota, Kazuki; Inoue, Takashi; Nakayama, Tatsuo; Miyamoto, Hironobu, Semiconductor device using a group III nitride-based semiconductor.
Ryu, Sei-Hyung, Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.