Three-dimensional two-terminal memory with enhanced electric field and segmented interconnects
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G11C-013/00
H01L-045/00
G11C-005/06
출원번호
US-0588202
(2014-12-31)
등록번호
US-9564587
(2017-02-07)
발명자
/ 주소
Jo, Sung Hyun
Kim, Kuk-Hwan
Bettinger, Joanna
출원인 / 주소
CROSSBAR, INC.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
3인용 특허 :
192
초록▼
Providing for three-dimensional memory cells having enhanced electric field characteristics and/or memory cells located at broken interconnects is described herein. By way of example, a two-terminal memory cell can be constructed from a layered stack of materials, where respective layers are arrange
Providing for three-dimensional memory cells having enhanced electric field characteristics and/or memory cells located at broken interconnects is described herein. By way of example, a two-terminal memory cell can be constructed from a layered stack of materials, where respective layers are arranged along a direction that forms a non-zero angle to a normal direction of a substrate surface upon which the layered stack of materials is constructed. In some aspects, the direction can be orthogonal to or substantially orthogonal to the normal direction. In other aspects, the direction can be less than orthogonal to the normal direction. Where an internal angle of the memory cell forms a non-orthogonal angle, an enhanced electric field or current density can result, providing improved switching times and memory performance.
대표청구항▼
1. A method for fabricating memory with a segmented interconnect, comprising: forming a stack of layers comprising a set of insulator layers comprising an electrical insulating material and a set of electrode layers comprising an electrical conducting metal, wherein insulator layers alternate with e
1. A method for fabricating memory with a segmented interconnect, comprising: forming a stack of layers comprising a set of insulator layers comprising an electrical insulating material and a set of electrode layers comprising an electrical conducting metal, wherein insulator layers alternate with electrode layers in the stack of layers that are stacked in a first direction;etching a via in the stack of layers comprising removing a portion of at least one electrode layer of the set of electrode layers, wherein the via segments the at least one electrode layer into a first portion and a second portion, exposing to the via a first surface of the first portion and a second surface of the second portion, and wherein at least one of the first surface or the second surface forms an oblique angle with respect to the first direction;forming within the via, a second electrode layer differing from the set of electrode layers and comprising another electrical conducting metal; andforming a switching layer between the second electrode layer and the first surface and between the second electrode layer and the second surface. 2. The method of claim 1, further comprising etching a second via in the stack of layers comprising removing a second portion of the at least one electrode layer, wherein the second via segments the at least one electrode layer into the second portion and a third portion, exposing to the second via a third surface of the third portion and another second surface of the second portion, wherein the second portion represents a floating interconnect. 3. The method of claim 2, further comprising forming within the second via another second electrode layer differing from the set of electrode layers and comprising the other electrical conducting metal. 4. The method of claim 3, further comprising forming the switching layer between the other second electrode layer and the third surface and between the other second electrode layer and the other second surface. 5. The method of claim 4, further comprising coupling a selection device to the second portion of the at least one electrode layer, wherein the selection device comprises a volatile memory cell. 6. The method of claim 1, further comprising etching the via during formation of the stack of layers, wherein layers of the stack of layers are formed and subsequently patterned and etched in succession to form the via. 7. The method of claim 1, further comprising forming a select layer between the at least one electrode layer and the switching layer. 8. The method of claim 7, further comprising forming a conductive layer between the select layer and the switching layer. 9. The method of claim 1, further comprising forming a barrier layer between the switching layer and the second electrode layer. 10. A memory device with a segmented interconnect, comprising: a stack of layers comprising at least one insulator layer comprising an electrical insulating material in an alternating sequence with at least one electrode layer comprising an electrical conducting metal, wherein the stack of layers is arranged substantially along a first dimension normal to a surface plane of a substrate;a via structure situated between a first segmented portion of the at least one electrode layer and a second segmented portion of the at least one electrode layer, comprising a resistive switching layer and a second electrode layer that differs from the at least one electrode layer: wherein the second segmented portion represents a floating interconnect; anda memory cell formed at an intersection of the at least one electrode layer and the via structure, comprising a first electrode that corresponds to the at least one electrode layer, the resistive switching layer, and a second electrode that corresponds to the second electrode layer. 11. The memory device of claim 10, wherein the intersection forms an oblique angle with respect to the first dimension. 12. The memory device of claim 10, wherein the at least one electrode layer is at least one bitline of the memory device and the second electrode layer is a wordline of the memory device. 13. The memory device of claim 10, wherein the at least one electrode layer is at least one wordline of the memory device and the second electrode layer is a bitline of the memory device. 14. The memory device of claim 10, wherein the memory cell further comprising a select layer comprised of a metal oxide, TiO2, TiOx, Al2O3, AlOx, WO3, WOx, HfO2, HfOx, oxide, SiO2, SiOx, SiN, SiONx, poly Si, poly SiGe, doped polysilicon, doped poly SiGe, amorphous-poly Si, amorphous-poly SiGe, a non-linear element, or a diode. 15. The memory device of claim 14, wherein the select layer is disposed between the resistive switching layer and the at least one electrode layer and has a thickness within a range of about 1 nanometers (nm) to about 50 nm. 16. The memory device of claim 14, further comprising an electrical conductive layer disposed between the resistive switching layer and the select layer. 17. The memory device of claim 10, further comprising a substrate disposed beneath the stack of layers, comprising a plurality of complementary metal oxide semiconductor (CMOS) devices. 18. The memory device of claim 10, wherein the intersection is disposed at the first segmented portion of the at least one electrode layer. 19. The memory device of claim 18, further comprising another memory cell at a second intersection between the second segmented portion of the at least one electrode layer and the via structure. 20. The memory device of claim 10, wherein the memory cell is a non-volatile two-terminal memory cell. 21. A memory device with a floating interconnect, comprising: a stack of layers comprising at least one insulator layer comprising an electrical insulating material in an alternating sequence with at least one electrode layer comprising an electrical conducting metal, wherein the stack of layers is arranged substantially along a first dimension normal to a surface plane of a substrate;a first via structure situated between a first segmented portion of the at least one electrode layer and a second segmented portion of the at least one electrode layer, comprising a resistive switching layer and a second electrode layer that differs from the at least one electrode layer;a second via structure situated between the second segmented portion and a third segmented portion of the at least one electrode layer comprising another resistive switching layer and another second electrode layer that differs from the at least one electrode layer, wherein the second segmented portion represents a floating electrode that is not coupled to an electrical source or an electrical ground; anda memory cell formed at an intersection of the at least one electrode layer and the first via structure or the second via structure, comprising the resistive switching layer or the other resistive switching layer situated between a first electrode that corresponds to the at least one electrode layer and a second electrode that corresponds to the second electrode layer. 22. The memory device of claim 21, wherein layers of the memory cell are arranged in sequence along a direction that forms an oblique angle with respect to the first dimension at least near the subset of the stack of layers. 23. The memory device of claim 21, wherein the at least one electrode layer is at least one bitline of the memory device and the second electrode layer is a wordline of the memory device. 24. The memory device of claim 21, wherein the at least one electrode layer is at least one wordline of the memory device and the second electrode layer is a bitline of the memory device. 25. The memory device of claim 21, wherein the memory cell further comprising a select layer comprised of a metal oxide, TiO2, TiOx, Al2O3, AlOx, WO3, WOx, HfO2, HfOx, oxide, SiO2, SiOx, SiN, SiONx, poly Si, poly SiGe, doped polysilicon, doped poly SiGe, amorphous-poly Si, amorphous-poly SiGe, a non-linear element, or a diode. 26. The memory device of claim 25, wherein the select layer is disposed between the resistive switching layer and the at least one electrode layer and has a thickness within a range of about 1 nanometers (nm) to about 50 nm. 27. The memory device of claim 25, further comprising an electrical conductive layer disposed between the resistive switching layer and the select layer. 28. The memory device of claim 21, further comprising a substrate disposed beneath the stack of layers, comprising a plurality of complementary metal oxide semiconductor (CMOS) devices. 29. The memory device of claim 21, wherein the first segmented portion or the third segmented portion are coupled to a source for the memory device. 30. The memory device of claim 21, wherein an intersection between at least two layers of the memory cell forms an oblique angle with respect to the first dimension.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (192)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Kuramoto Yuuji,JPX ; Maekawa Hirotoshi,JPX ; Anzai Kiyoharu,JPX, Analog signal detecting circuit, and AC side current detector of semiconductor power conversion device.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Sugiyama, Hideyuki; Saito, Yoshiaki, Magneto-resistance effect element with a surface contacting with a side face of electrode having a magnetization direction.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Chen, Yung-Tin; Pan, Chuanbin; Mihnea, Andrei; Maxwell, Steven; Hou, Kun, Memory cells having storage elements that share material layers with steering elements and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Luo, Xiao; Yu, David Chang-Cheng, Method and system for providing a sense amplifier and drive circuit for spin transfer torque magnetic random access memory.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Liaw, Corvin; Angerbauer, Michael; Hoenigschmid, Heinz, Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Chen, Xiying; Yen, Bing K.; Nguyen, Dat; Xu, Huiwen; Samachisa, George; Kumar, Tanmay; Ping, Er-Xuan, Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Takahashi, Haruo; Hanzawa, Kouichi; Matsumoto, Takafumi, Optical film thickness controlling method, optical film thickness controlling apparatus, dielectric multilayer film manufacturing apparatus, and dielectric multilayer film manufactured using the same controlling apparatus or manufacturing apparatus.
Lee, Chang-bum; Park, Young-soo; Lee, Myung-jae; Wenxu, Xianyu; Kang, Bo-soo; Ahn, Seung-eon; Kim, Ki-hwan, Resistive memory devices and methods of manufacturing the same.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor integrated circuit device, method of manufacturing the same, and method of driving the same.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Chang Shou-Zen,TWX ; Tsai Chaochieh,TWX ; Ho Chin-Hsiung ; Lin Cheng Kun,TWX, Silicon and arsenic double implanted pre-amorphization process for salicide technology.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
Sugita,Yasunari; Odagawa,Akihiro; Adachi,Hideaki; Yotsuhashi,Satoshi; Kanno,Tsutomu; Ohnaka,Kiyoshi, Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
Wicklein, Sebastian J. M.; Saenz, Juan P.; Ranganathan, Srikanth; Wu, Ming-Che; Kumar, Tanmay, Methods and apparatus for three-dimensional nonvolatile memory.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.