Electronic apparatus and methods of forming the electronic apparatus include a gallium lanthanide oxide film for use in a variety of electronic systems. The gallium lanthanide oxide film may be structured as one or more monolayers. The gallium lanthanide oxide film may be formed using atomic layer d
Electronic apparatus and methods of forming the electronic apparatus include a gallium lanthanide oxide film for use in a variety of electronic systems. The gallium lanthanide oxide film may be structured as one or more monolayers. The gallium lanthanide oxide film may be formed using atomic layer deposition.
대표청구항▼
1. A method for forming a capacitor comprising: forming a first electrode on a substrate;forming a dielectric layer containing a gallium gadolinium oxide film formed by atomic layer deposition, the dielectric layer having multiple layers of different dielectrics within which the gallium gadolinium o
1. A method for forming a capacitor comprising: forming a first electrode on a substrate;forming a dielectric layer containing a gallium gadolinium oxide film formed by atomic layer deposition, the dielectric layer having multiple layers of different dielectrics within which the gallium gadolinium oxide film is disposed, the multiple layers of different dielectrics including a lanthanide oxide layer and an insulating metal oxide layer whose metal is different from lanthanides and gallium, the dielectric layer disposed on and contacting the first electrode; andforming a second electrode on and contacting the dielectric layer. 2. The method of claim 1, wherein forming the gallium gadolinium oxide film includes forming GaOx(GdOy) by atomic layer deposition. 3. The method of claim 1, wherein forming a dielectric layer includes forming the gallium gadolinium oxide film as multiple atomic layers within the dielectric layer. 4. The method of claim 1, wherein the method includes forming a dynamic random access memory having the first electrode, the dielectric layer, and the second electrode as a capacitor in the dynamic random access memory. 5. The method of claim 1, wherein the method includes forming an analog integrated circuit having the first electrode, the dielectric layer, and the second electrode as a capacitor in the analog integrated circuit. 6. The method of claim 1, wherein the method includes forming a radio frequency integrated circuit having the first electrode, the dielectric layer, and the second electrode as a capacitor in the radio frequency integrated circuit. 7. The method of claim 1, wherein the method includes forming a mixed signal integrated circuit having the first electrode, the dielectric layer, and the second electrode as a capacitor in the mixed signal integrated circuit. 8. The method of claim 1, wherein forming the dielectric layer having multiple layers of different dielectrics includes forming a nanolaminate. 9. A method for forming a memory device comprising: forming an array of memory cells in a substrate, a memory cell having a dielectric layer containing a gallium lanthanide oxide film, a lanthanide oxide film, and an insulating metal oxide layer whose metal is different from lanthanides and gallium. 10. The method of claim 9, wherein forming the gallium lanthanide oxide film includes forming GaOx(GdOy) by atomic layer deposition. 11. The method of claim 9, wherein forming the gallium lanthanide oxide film includes forming one or more oxide layers of the lanthanide by atomic layer deposition, forming one or more layers of gallium oxide by atomic layer deposition, and annealing the layers to form the gallium lanthanide oxide as a composite of gallium, lanthanide, and oxygen. 12. The method of claim 9, wherein the method includes forming a composite of gallium, gadolinium, and oxygen. 13. The method of claim 9, wherein forming the gallium lanthanide oxide film includes forming the gallium lanthanide oxide film in a nanolaminate. 14. The method of claim 9, wherein the method includes forming the dielectric layer as a gate insulator of a transistor in a memory device. 15. The method of claim 9, wherein the method includes forming the dielectric layer as a tunnel gate insulator in a flash memory. 16. The method of claim 9, wherein the method includes forming the dielectric layer as an inter-gate insulator in a flash memory. 17. The method of claim 9, wherein the method includes forming the dielectric layer as a capacitor dielectric of a capacitor in a memory cell. 18. The method of claim 9, wherein the method includes forming a dynamic random access memory. 19. The method of claim 9, wherein the method includes forming the dielectric layer as a nanolaminate dielectric. 20. The method of claim 9, wherein the method includes forming the dielectric layer as a nanolaminate dielectric in a NROM flash memory.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (181)
Ahn,Kie Y.; Forbes,Leonard, ALD of amorphous lanthanide doped TiOfilms.
Yoshihide Senzaki ; Arthur Kenneth Hochberg ; David Allen Roberts ; John Anthony Thomas Norman ; Glenn Baldwin Alers ; Robert McLemore Fleming, Deposition and annealing of multicomponent ZrSnTi and HfSnTi oxide thin films using solventless liquid mixture of precursors.
Marsh,Eugene; Vaartstra,Brian; Castrovillo,Paul J.; Basceri,Cem; Derderian,Garo J.; Sandhu,Gurtej S., Deposition methods with time spaced and time abutting precursor pulses.
Yu, Bin; Wu, David, Formation of high-k gate dielectric layers for MOS devices fabricated on strained lattice semiconductor substrates with minimized stress relaxation.
Lawrence A. Clevenger ; Louis L. Hsu ; Carl J. Radens ; Joseph F. Shepard, Jr., High dielectric constant materials forming components of DRAM storage cells.
Clevenger, Lawrence A.; Hsu, Louis L.; Radens, Carl J.; Shepard, Jr., Joseph F., High dielectric constant materials forming components of DRAM such as deep-trench capacitors and gate dielectric (insulators) for support circuits.
Ballantine, Arne W.; Buchanan, Douglas A.; Cartier, Eduard A.; Coolbaugh, Douglas D.; Gousev, Evgeni P.; Okorn-Schmidt, Harald F., High-dielectric constant insulators for FEOL capacitors.
Olson Anthony M. (Stevensville MI) Robinson Thomas N. (St. Joseph MI) Rajaram Babu (St. Joseph MI), Main memory access in a microprocessor system with a cache memory.
Olson Anthony M. (Stevensville MI) Rajaram Babu (St. Joseph MI) Robinson Thomas N. (St. Joseph MI), Method for improving the page hit ratio of a page mode main memory system.
Fazan Pierre C. (Boise ID) Rhodes Howard E. (Boise ID) Dennison Charles H. (Boise ID) Liu Yauh-Ching (Boise ID), Method of making stacked surrounding reintrant wall capacitor.
Liang Gi Yao TW; Ming Fang Wang TW; Shih Chang Chen TW; Mong Song Liang TW, Methods to create high-k dielectric gate electrodes with backside cleaning.
Wenzel James F. ; DeHaven Robert K. ; Marietta Bryan D. ; Johnston James P., Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces.
Wang, Ming-Fang; Chen, Chien-Hao; Yao, Liang-Gi; Chen, Shih-Chang, Process for integration of a high dielectric constant gate insulator layer in a CMOS device.
Snyder, John P.; Larson, John M., Transistor having high dielectric constant gate insulating layer and source and drain forming Schottky contact with substrate.
Ramakrishnan E. S. (Albuquerque) Cornett Kenneth D. (Albuquerque) Howng Wei-Yean (Albuquerque NM), Voltage variable capacitor having amorphous dielectric film.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.