Systems and methods for providing a dynamically modular processing unit
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H05K-005/00
G06F-001/16
G06F-001/18
G06F-001/20
출원번호
US-0843304
(2010-07-26)
등록번호
US-9606577
(2017-03-28)
발명자
/ 주소
Sullivan, Jason A.
출원인 / 주소
ATD VENTURES LLC
대리인 / 주소
Kirton McConkie
인용정보
피인용 횟수 :
1인용 특허 :
228
초록▼
Systems and methods for providing a modular processing unit. A modular processing unit is provided as a platform that is lightweight, compact, and is configured to be selectively used alone or oriented with one or more additional processing units in an enterprise. In some implementations, a modular
Systems and methods for providing a modular processing unit. A modular processing unit is provided as a platform that is lightweight, compact, and is configured to be selectively used alone or oriented with one or more additional processing units in an enterprise. In some implementations, a modular processing unit includes a non-peripheral based encasement, a cooling process (e.g., a thermodynamic convection cooling process, a forced air cooling process, and/or a liquid cooling process), an optimized circuit board configuration, optimized processing and memory ratios, and a dynamic back plane that provides increased flexibility and support to peripherals and applications. The modular processing unit is customizable and may be employed in association with all types of computer enterprises. The platform allows for a plethora of modifications that may be made with minimal impact to the modular unit, thereby enhancing the usefulness of the platform across all type of application.
대표청구항▼
1. A data processing system, comprising: a circuit board configuration comprising a plurality of printed circuit boards that are coupled together by a force fit technique that prevents accidental decoupling of the boards and enables interchangeability;a processing system having a processor coupled t
1. A data processing system, comprising: a circuit board configuration comprising a plurality of printed circuit boards that are coupled together by a force fit technique that prevents accidental decoupling of the boards and enables interchangeability;a processing system having a processor coupled to the circuit board configuration;memory coupled to the circuit board configuration and operably coupled to a bus system; andan interface coupled to the circuit board configuration and to the bus system and configured to communicatively couple a peripheral I/O device to the bus system. 2. The system of claim 1, wherein one or more of the plurality of circuit boards is designed for a particular benefit based on one or more applications. 3. The system of claim 1, further comprising a plurality of peripheral I/O devices each configured to solely and interchangeably couple to the interface. 4. The device of claim 1, further comprising an encasement configured to house the circuit board configuration, the processing system, and at least a portion of the interface. 5. The system of claim 4, further comprising an interchangeable back plane, wherein the interchangeable back plane couples to a portion of the encasement, and the coupling interface forms a portion of the interchangeable backplane. 6. The system of claim 1, wherein the peripheral I/O device comprises at least one of: (i) a mass storage device;(ii) a peripheral input device;(iii) a peripheral output device;(iv) a network interface;(v) a second processing unit;(vi) a proprietary input connection;(vii) a proprietary output connection; and(viii) a proprietary device. 7. A data processing system, comprising: a layered circuit board configuration comprising a plurality of printed circuit boards that are coupled together by a force fit technique that prevents accidental decoupling of the boards and enables interchangeability;a processing system having a processor coupled to the layered circuit board configuration;memory coupled to the layered circuit board configuration and operably coupled to a bus system;an interface directly coupled to the layered circuit board configuration;a first peripheral module configured to interchangeably couple to the interface, the first peripheral module being communicatively coupled directly to the bus system via the interface; anda second peripheral module configured to interchangeably couple to the interface following removal of the first peripheral module from the interface, the second peripheral module being communicatively coupled directly to the bus system via the interface, wherein the coupled first and second peripheral modules are operably connected to the processing system via the interface, the bus system, and the circuit board configuration. 8. The system of claim 7, wherein one or more of the plurality of circuit boards is designed for a particular benefit based on one or more applications. 9. The system of claim 7, further comprising a plurality of peripheral I/O devices each configured to solely and interchangeably couple to the interface. 10. The system of claim 7, further comprising an encasement configured to house the processing system and at least a portion of the interface. 11. The system of claim 10, further comprising an interchangeable back plane, wherein the interchangeable back plane couples to a portion of the encasement, and the coupling interface forms a portion of the interchangeable backplane. 12. The system of claim 7, wherein the peripheral I/O device comprises at least one of: (i) a mass storage device;(ii) a peripheral input device;(iii) a peripheral output device;(iv) a network interface;(v) a second processing unit;(vi) a proprietary input connection;(vii) a proprietary output connection; and(viii) a proprietary device. 13. The system of claim 7, wherein the processing unit is used in conjunction with a peripheral module selected from the group consisting of: (i) a personal computer;(ii) a notebook computer;(iii) a personal digital assistant;(iv) a handheld device;(v) a workstation;(vi) a minicomputer;(vii) a mainframe;(viii) a processor-based device;(ix) a smart device; and(x) a control system. 14. A method for directly coupling a peripheral device to a bus system of a modular processing device, the method comprising: providing a processing system having an optimized circuit board configuration comprising a plurality of printed circuit boards, the processing system further comprising a processor, and memory operably coupled to the circuit board configuration and to a bus system;using a force fit technique to couple the circuit boards together, prevent accidental decoupling of the boards, and enable interchangeability of the boards;directly coupling an interface to the bus system, the interface being configure to receive a peripheral I/O device; andcommunicatively coupling the peripheral I/O device to the bus system through connecting the peripheral I/O device to the interface. 15. The method of claim 14, further comprising: operably coupling the processor to one of the circuit boards; andoperably connecting the interface to one of the circuit board via the bus system. 16. The method of claim 15, wherein the processing system is coupled with a peripheral module selected from the group consisting of: (i) a personal computer;(ii) a notebook computer;(iii) a personal digital assistant;(iv) a handheld device;(v) a workstation;(vi) a minicomputer;(vii) a mainframe;(viii) a processor-based device;(ix) a smart device; and(x) a control system. 17. The method of claim 14, further comprising a plurality of peripheral I/O devices. 18. The method of claim 17, further comprising operably coupling the plurality of peripheral I/O devices to the processor via the interface, the bus system, and the optimized circuit board. 19. The method of claim 14, wherein the optimized circuit board configuration is a tri-board electrical printed circuit board.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (228)
Tanabe Notoru (Yokohama JPX), 3-D communication and interconnect technique for increased number of computational modules in large-scale electronic equ.
Farrow, Timothy Samuel; Herring, Dean Frederick; Lawrence, Mark John; Leonard, Brian Hargrove; Rasa, Bruce Wayne; Rutledge, James Stephen; Swansey, John David, All-in-one personal computer with tool-less quick-release features for various elements thereof including a reusable thin film transistor monitor.
Novak, Istvan, BYPASS CAPACITOR METHODS FOR ACHIEVING A DESIRED VALUE OF ELECTRICAL IMPEDANCE BETWEEN PARALLEL PLANAR CONDUCTORS OF AN ELECTRICAL POWER DISTRIBUTION STRUCTURE, AND ASSOCIATED ELECTRICAL POWER DISTRI.
Roozenbeek Herman,DEX ; Tepass Bernd,DEX, Card cage for an electronic control unit having signal-processing components and high-speed digital components coupled.
Sato Yoko,JPX ; Yamamoto Takashi,JPX ; Higashihara Tohru,JPX ; Iwao Hideki,JPX ; Asano Ichirou,JPX, Casing for computer and computer employing the same casing with removable rear cable cover.
Jobs, Steven P.; Ive, Jonathan; Hillman, Michael D.; Tsai, Frank; McBroom, Michael D.; McBroom, Daniel L.; Sudderth, Brian T.; Brigham, Arthur S.; Jensen, Joel F.; Brownell, Jr., Robert B.; Kim, Sung, Computer controlled display device.
Harshberger Martin J. (Collierville TN) Reader Arthur R. (Bartlett TN) Giambrone Michael S. (Schaumburg IL), Computer with modules readily replaceable by unskilled personnel.
Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
Holtorf, James Lee; Gartrell, Andrew Julian; Curtis, Alastair Stuart; Finkbeiner, Tanja, Device with interchangeable user-interfaces and method for doing same.
Kikinis Dan (Saratoga CA) Dornier Pascal (Sunnyvale CA) Seiler William J. (Scotts Valley CA), Digital assistant system including a host computer with a docking bay for the digital assistant wherein a heat sink is m.
Chen,Ben Wei; Chu,Tzu Yih; See,Sun Teck, Dual-mode flash storage exchanger that transfers flash-card data to a removable USB flash key-drive with or without a PC host.
Georg Dennis D. (Fort Collins CO) Osecky Benjamin D. (Fort Collins CO), Dynamic physical memory mapping and management of independent programming environments.
Slade Boyd (Austin TX) Carver Walter R. (Round Rock TX) Caramagno Brad D. (Austin TX) Coleman Henry S. (Austin TX), Expandable modular computer system.
Tetsujiro Kondo JP, First information processing device directly accessing, updating second information process device and vice versa via transmission bus management authority.
Francis James Canova, Jr. ; Jeffrey C. Hawkins ; Traci Angela Neist ; Dennis Joseph Boyle ; Robert Gregory Twiss ; Amy Aimei Han ; Elisha Avraham Tal IL; Madeleine Francavilla, Housing for a handheld computer.
Bakke Patrick D. (Naperville IL) DiViesti Anthony M. (Park Ridge IL) Regnier Kent E. (Lombard IL) Yagi Masanori (Sagamihara JPX) Yamada Shoji (Adachi IL JPX) Walse Alan (LaGrange IL), Metal latch for SIMM socket.
Caille Grard (Tournefeuille FRX) Mangenot Cyril (Toulouse FRX), Method of forming the radiation pattern of a high efficiency active antenna for an electronically-scanned radar, and an.
Miller Wayne H. (Mountain View CA) Helm Bradley C. (Cupertino CA) Lee Wayman M. (Santa Clara CA) Lathrop Braxton L. (San Mateo CA) Melton Jimmy A. (San Jose CA) Chapman Robert D. (San Jose CA), Methods and apparatus for modular computer construction.
Klingman Edwin E., Microprocessor unit for use in an indefinitely extensible chain of processors with self-propagation of code and data from the host end, self-determination of chain length and ID, (and with multiple o.
Alexander James W. (Hillsboro OR), Minimizing the likelihood of slip between the instant a candidate for a break event is generated and the instant a micro.
Bonardi Timothy A. ; Fuhs Eric D. ; Ojeda Peter A. ; Griffin Wayne L. ; Hallowell William C. ; Wagner John P. ; Wang Bruce ; Zappacosta Elisa E., Modular portable personal computer.
Chu Ruey-Shi (Cerritos CA) Lee Kuan M. (Brea CA) Wang Allen T. S. (Buena Park CA), Multiband, phased-array antenna with interleaved tapered-element and waveguide radiators.
Moore, George G. I.; Flynn, Richard M.; Guerra, Miguel A.; Owens, John G., Omega-hydrofluoroalkyl ethers, precursor carboxylic acids and derivatives thereof, and their preparation and application.
Simmons Frederick J. (Neillsville WI) Chen Steve S. (Chippewa Falls WI) Pautsch Greg W. (Chippewa Falls WI) Rabska Michael H. (Eau Claire WI) Girling Dennis F. (Cadott WI) Paffel Douglas C. (Stanley , Packaging architecture for a highly parallel multiprocessor system.
Chang Kai (College Station TX) Navarro Julio A. (Pasadena TX) Shu Yong H. (Bryan TX), Planar active endfire radiating elements and coplanar waveguide filters with wide electronic tuning bandwidth.
Ohashi Shigeo (Tsuchiura JPX) Nakajima Tadakatsu (Ibaraki-ken JPX) Kondo Yoshihiro (Ibaraki-ken JPX) Honma Mitsuru (Ibaraki-ken JPX) Onishi Kenji (Hadano JPX) Tsuzaki Hiroshi (Owariasahi JPX) Matsush, Portable computer with fan moving air from a first space created between a keyboard and a first circuit board and a seco.
Honda Masami (Tokyo JPX) Kawabata Kazuaki (Tokyo JPX), Portable electronic apparatus having a plurality of card storage portions for removably housing a memory card.
Danielson Arvin D. ; Schultz Darald R. ; Silva Dennis ; Boatwright Darrell L. ; Austin Rickey G. ; Alt Daniel E. ; Friend Steve Darren, Portable work station type-data collection system having an improved handgrip and an optical reader to be directed there.
Matula, Terry L.; Stuewe, John R., Prevention of power state change in response to chassis intrusion when computer system is not in powered up power state.
Subram Narasimhan ; Curtis Allred ; Mark Stemm ; Hari Balakrishnan, Remote monitoring and control of equipment over computer networks using a single web interfacing chip.
Moon, William G.; Dudte, Chris; Cornwell, Michael; Scott, Ronald K.; Daly, Kevin, Removable disk storage array emulating tape library having backup and archive capability.
Thevenard, Julian; Lo Hine Tong, Dominique; Louzir, Ali; Nicolas, Corinne; Coupez, Jean-Philippe; Person, Christian, To planar antennas comprising at least one radiating element of the longitudinal radiation slot type.
Han, Sang min; Kim, Young hwan; Lee, Seong soo; Yoon, Hyung kuk; Yoon, Young joong; Lim, Yo han; Yoon, Ick jae; Kim, Hyung rak, Ultra wideband antenna for filtering predetermined frequency band signal and system for receiving ultra wideband signal using the same.
Morrison, Damien; Puertolas, Bastien; Delame, Cyrille; Boucourt, Gerard; Grimm, Martial; Amalric, Bernard; Banasiak, Vincent; Bernadac, Jean Charles; Escalaup, Olivier; Gri, Philippe, Method for integrating a detachable interconnection module in a cabinet, cabinet thus fitted, and aircraft comprising a bay consisting of such cabinets.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.