A method of fabricating a microelectronic unit includes providing a semiconductor element having a front surface and a rear surface remote from the front surface, forming at least one first opening extending from the rear surface partially through the semiconductor element towards the front surface
A method of fabricating a microelectronic unit includes providing a semiconductor element having a front surface and a rear surface remote from the front surface, forming at least one first opening extending from the rear surface partially through the semiconductor element towards the front surface by directing a jet of fine abrasive particles towards the semiconductor element, and forming at least one conductive contact and at least one conductive interconnect coupled thereto. The semiconductor element can include a plurality of active semiconductor devices therein. The semiconductor element can include a plurality of conductive pads exposed at the front surface. Each conductive interconnect can extend within one or more of the first openings and can be coupled directly or indirectly to at least one of the conductive pads. Each of the conductive contacts can be exposed at the rear surface of the semiconductor element for electrical connection to an external device.
대표청구항▼
1. A method of fabricating a microelectronic unit, comprising: providing a semiconductor element having a front surface facing in a first direction and a rear surface remote from the front surface, a plurality of active semiconductor devices therein, and a plurality of conductive pads exposed at the
1. A method of fabricating a microelectronic unit, comprising: providing a semiconductor element having a front surface facing in a first direction and a rear surface remote from the front surface, a plurality of active semiconductor devices therein, and a plurality of conductive pads exposed at the front surface, the conductive pads having top surfaces exposed at the front surface of the semiconductor element and bottom surfaces opposite the top surfaces;forming at least one first opening extending from the rear surface partially through the semiconductor element towards the front surface;forming at least one second opening extending from the at least one first opening to the bottom surface of at least one of the conductive pads, the at least one second opening exposing at least a portion of the bottom surface of the at least one conductive pad;forming at least one conductive via extending within the at least one second opening and coupled to the bottom surface of a respective one of the conductive pads;forming a dielectric region filling the at least one first opening, the dielectric region having a top surface facing in a second direction opposite from the first direction, and forming an aperture penetrating through the dielectric region; andforming at least one conductive contact and at least one conductive interconnect coupled thereto, wherein the step of forming the at least one conductive interconnect includes depositing an electrically conductive material in contact with the bottom surface of the at least one conductive pad, each conductive interconnect extending within one or more of the first openings at least within the aperture and coupled to the at least one conductive pad, the at least one conductive contact exposed at the rear surface of the semiconductor element for electrical connection to an external device, and wherein the step of forming the at least one conductive contact includes depositing an electrically conductive material such that a bottom surface of the conductive contact facing in the first direction is formed in direct contact with the top surface of the dielectric region, the at least one conductive contact located completely within a boundary defined by edges of the first opening in a lateral direction along the rear surface, the bottom surface of the conductive contact located at or above a plane defined by the rear surface of the semiconductor element,wherein the step of forming the at least one conductive interconnect is performed after forming the conductive via, such that the conductive interconnect is coupled to the respective one of the conductive pads through the at least one conductive via, andwherein the step of forming the at least one second opening includes, from within the second opening, removing at least a portion of a passivation layer contacting the bottom surface of the respective one of the conductive pads. 2. A method as claimed in claim 1, wherein at least one of the plurality of conductive pads are electrically connected to at least one of the plurality of active semiconductor devices. 3. A method as claimed in claim 1, wherein the at least one conductive contact overlies the rear surface of the semiconductor element. 4. A method as claimed in claim 1, wherein the first opening has a first width in a lateral direction along the rear surface, and at least one of the conductive contacts has a second width in the lateral direction, the first width being greater than the second width. 5. A method as claimed in claim 1, wherein the step of forming the first opening includes forming a channel shape. 6. A method as claimed in claim 1, further comprising, after forming the first opening, reducing the surface roughness of an inner surface of the first opening. 7. A method as claimed in claim 6, wherein the step of reducing the surface roughness of the inner surface of the first opening includes using wet etching or plasma etching. 8. A method as claimed in claim 1, wherein the conductive interconnect has a cylindrical or frusto-conical shape. 9. A method as claimed in claim 1, wherein the conductive interconnect includes an internal space, further comprising the step of filling the internal space with a dielectric material. 10. A method as claimed in claim 1, wherein the step of forming the at least one second opening includes forming at least two second openings extending from one of the first openings and at least partially exposing the bottom surfaces of respective ones of the conductive pads. 11. A method as claimed in claim 1, wherein the step of forming the at least one conductive interconnect forms two or more conductive interconnects at least within the first opening extending to two or more respective ones of the at least one conductive vias. 12. A method as claimed in claim 1, wherein the step of forming the conductive interconnect includes plating an inner surface of the aperture. 13. A method as claimed in claim 1, wherein the dielectric region is deposited by electrochemical polymer deposition. 14. A method as claimed in claim 13, wherein the step of forming the dielectric region includes coating a surface having a negative angle with respect to the rear surface. 15. A method as claimed in claim 1, wherein the step of forming the dielectric region includes coating a surface having a negative angle with respect to the rear surface. 16. A method as claimed in claim 1, wherein the aperture has a contour not conforming to a contour of the at least one of the first or second openings. 17. A method as claimed in claim 16, wherein the aperture has a contour not conforming to a contour of the first opening. 18. A method as claimed in claim 16, wherein the aperture has a contour not conforming to a contour of the second opening. 19. A method as claimed in claim 1, wherein each conductive contact has a width in the lateral direction that is greater than a width of at least a portion of the conductive interconnect that is adjacent the conductive contact. 20. A method as claimed in claim 1, wherein the at least one first opening is formed by directing a jet of abrasive particles towards the semiconductor element. 21. A method as claimed in claim 20, wherein an average size of the abrasive particles is at least 1 micrometer. 22. A method as claimed in claim 20, wherein the jet of abrasive particles includes a gas medium. 23. A method as claimed in claim 20, wherein the jet of abrasive particles includes a liquid medium. 24. A method of fabricating an interconnection substrate, comprising: providing a semiconductor element having a front surface facing in a first direction and a rear surface remote from the front surface, and at least one conductive element having a top surface exposed at the front surface;forming at least one first opening extending from the rear surface partially through the semiconductor element towards the front surface;forming at least one second opening extending from the at least one first opening and exposing at least a portion of the at least one conductive element, the second opening not extending through the at least one conductive element;forming a dielectric region filling the at least one first opening, the dielectric region having a top surface facing in a second direction opposite from the first direction, and forming an aperture penetrating through the dielectric region; andforming at least one conductive contact and at least one conductive interconnect coupled thereto, wherein the step of forming the at least one conductive interconnect includes depositing an electrically conductive material in contact with the at least one conductive element, each conductive interconnect extending within one or more of the first openings at least within the aperture and coupled directly or indirectly to at least one conductive element, the at least one conductive contact exposed at the rear surface of the semiconductor element for electrical connection to an external device, and wherein the step of forming the at least one conductive contact includes depositing an electrically conductive material such that a bottom surface of the conductive contact facing in the first direction is formed in direct contact with the top surface of the dielectric region, the at least one conductive contact located completely within a boundary defined by edges of the first opening in a lateral direction along the rear surface, the bottom surface of the conductive contact located at or above a plane defined by the rear surface of the semiconductor element,wherein the semiconductor element further includes a passivation layer coating the front surface thereof, wherein the step of forming the at least one second opening includes the step of removing a portion of the passivation layer by directing a jet of fine abrasive particles towards the semiconductor element. 25. A method as claimed in claim 24, wherein the at least one conductive contact overlies the rear surface of the semiconductor element. 26. A method as claimed in claim 24, wherein the first opening has a first width in a lateral direction along the rear surface, and at least one of the conductive contacts has a second width in the lateral direction, the first width being greater than the second width. 27. A method as claimed in claim 24, wherein the step of forming the first opening includes forming a channel shape. 28. A method as claimed in claim 24, further comprising, after forming the first opening, reducing the surface roughness of an inner surface of the first opening. 29. A method as claimed in claim 28, wherein the step of reducing the surface roughness of the inner surface of the first opening includes using wet etching or plasma etching. 30. A method as claimed in claim 24, wherein the conductive interconnect has a cylindrical or frusto-conical shape. 31. A method as claimed in claim 24, wherein the conductive interconnect includes an internal space, further comprising the step of forming a dielectric material within the internal space. 32. A method as claimed in claim 24, wherein the conductive elements have bottom surfaces remote from the top surfaces, further comprising the step of forming at least one conductive via extending within the at least one second opening and coupled directly or indirectly to the bottom surface of a respective one of the conductive elements, wherein the step of forming the at least one conductive interconnect is performed after forming the conductive via, such that the conductive interconnect is coupled to the conductive element through the at least one conductive via. 33. A method as claimed in claim 32, wherein the step of forming the at least one second opening includes forming at least two second openings extending from one of the first openings towards the front surface of the semiconductor element. 34. A method as claimed in claim 32, wherein the step of forming the at least one conductive interconnect forms two or more conductive interconnects at least within the first opening extending to two or more respective ones of the at least one conductive vias. 35. A method as claimed in claim 32, further comprising the step of forming a dielectric layer coating the second opening. 36. A method as claimed in claim 32, wherein one or more of the conductive elements includes an electrically conductive trace and the step of forming the at least one conductive via includes depositing the electrically conductive material in contact with the at least one conductive trace, the conductive element including an electrically conductive pad coupled to the conductive trace, the conductive trace extending along the front surface of the semiconductor element. 37. A method as claimed in claim 24, wherein the step of forming the conductive interconnect includes plating an inner surface of the aperture. 38. A method as claimed in claim 24, wherein the conductive elements include electrically conductive pads having top surfaces exposed at the front surface of the semiconductor element and bottom surfaces remote therefrom, wherein the step of forming the at least one second opening at least partially exposes the bottom surface of at least one of the conductive pads and the step of forming the at least one conductive via includes depositing the conductive material in contact with the bottom surface of the at least one conductive pad. 39. A method as claimed in claim 38, wherein the step of forming at the least one second opening includes forming at least two second openings extending from one of the first openings towards the front surface of the semiconductor element. 40. A method as claimed in claim 24, wherein the aperture has a contour not conforming to a contour of the at least one of the first or second openings. 41. A method as claimed in claim 40, wherein the aperture has a contour not conforming to a contour of the first opening. 42. A method as claimed in claim 40, wherein the aperture has a contour not conforming to a contour of the second opening. 43. A method as claimed in claim 24, wherein each conductive contact has a width in the lateral direction that is greater than a width of at least a portion of the conductive interconnect that is adjacent the conductive contact. 44. A method as claimed in claim 24, wherein the at least one first opening is formed by directing a jet of abrasive particles towards the semiconductor element. 45. A method as claimed in claim 44, wherein an average size of the abrasive particles is at least 1 micrometer. 46. A method as claimed in claim 44, wherein the jet of abrasive particles includes a gas medium. 47. A method as claimed in claim 44, wherein the jet of abrasive particles includes a liquid medium. 48. A method of fabricating an interconnection substrate, comprising: providing a semiconductor element having a front surface facing in a first direction and a rear surface remote from the front surface, and at least two conductive elements each having a top surface exposed at the front surface and a bottom surface remote therefrom;forming at least one first opening extending from the rear surface partially through the semiconductor element towards the front surface;forming at least two second openings extending from the at least one first opening, each exposing at least a portion of the bottom surface of a respective one of the least two conductive elements, the at least two second openings not extending through either of the at least two conductive elements;forming at least one conductive via within each of the at least one second openings, including depositing an electrically conductive material in contact with the at least two conductive element;forming a dielectric region filling the at least one first opening, the dielectric region having a top surface facing in a second direction opposite from the first direction, and forming at least two apertures penetrating through the dielectric region; andforming at least two conductive contacts, and at least two conductive interconnects each coupled to a respective one of the conductive contacts, each conductive interconnect extending within one or more of the first openings at least within a respective one of the apertures and formed by steps including depositing a conductive material within the first and second openings onto a respective one of the at least two conductive elements, each of the conductive contacts exposed at the rear surface of the semiconductor element for electrical connection to an external device, and wherein the step of forming the at least two conductive contacts includes depositing an electrically conductive material such that a bottom surface of each of the at least two conductive contacts faces in the first direction and is formed in direct contact with the top surface of the dielectric region, the at least two conductive contacts each located completely within a boundary defined by edges of the first opening in a lateral direction along the rear surface, the bottom surface of the conductive contact located at or above a plane defined by the rear surface of the semiconductor element. 49. A method as claimed in claim 48, wherein the step of forming the at least two conductive interconnects includes plating an inner surface of each of the apertures. 50. A method as claimed in claim 48, wherein each conductive contact has a width in the lateral direction that is greater than a width of at least a portion of the conductive interconnect that is adjacent the conductive contact. 51. A method as claimed in claim 48, wherein the at least one first opening is formed by directing a jet of abrasive particles towards the semiconductor element.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (99)
Mathew, Ranjan J., Apparatus and method extending flip-chip pad structures for wirebonding on low-k dielectric silicon.
Ming-Tsung Liu (Hsin-Chu TWX) Hsu Bill Y. B. (Chu-Pei TWX) Chung Hsien-Dar (Hu-Wei Town TWX) Wu Der-Yuan (Hsin-Chu TWX), Bonding pad structure and method thereof.
Adkisson, James W.; Gambino, Jeffrey P.; He, Zhong-Xiang; Jaffe, Mark D.; Leidy, Robert K.; Luce, Stephen E.; Rassel, Richard J.; Sprogis, Edmund J., CMOS imager array with recessed dielectric.
Hoeberechts Arthur M. E. (Eindhoven NLX) van Gorkom Gerardus G. P. (Eindhoven NLX), Electron-beam device and semiconductor device for use in such an electron-beam device.
Holland Christopher E. (Redwood City CA) Westerberg Eugene R. (Palo Alto CA) Madou Marc J. (Palo Alto CA) Otagawa Takaaki (Fremont CA), Etching method for producing an electrochemical cell in a crystalline substrate.
Bolom,Tibor; Grunow,Stephan; Rath,David; Simon,Andrew Herbert, Gap free anchored conductor and dielectric structure and method for fabrication thereof.
Lee, Jong Ho; Lee, Dong Ho; Ahn, Eun Chul; Kwon, Yong Chai, Method of fabricating a semiconductor device, and semiconductor device with a conductive member extending through a substrate and connected to a metal pattern bonded to the substrate.
Plas, Hubert Vander; Snyder, Barry C.; Hellekson, Ronald A.; Yenchik, Ronnie J.; Lai, Diane; Berhane, Samson, Method of forming a through-substrate interconnect.
Shiue Ruey-Yun (Hsin-Chu TWX) Wu Wen-Teng (Hsin-Chu TWX) Shieh Pi-Chen (Hsinchu TWX) Liu Chin-Kai (Hsin-Chu TWX), Method of forming bond pad structure for the via plug process.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
Pagaila, Reza A.; Kuan, Heap Hoe; Merilo, Dioscoro A., Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP.
Yamazaki Toru,JPX, Semiconductor device having inductor element made of first conductive layer of spiral configuration electrically connected to second conductive layer of insular configuration.
Matsui,Satoshi, Semiconductor device, having a through electrode semiconductor module employing thereof and method for manufacturing semiconductor device having a through electrode.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.