Field programmable gate array utilizing two-terminal non-volatile memory
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03K-019/177
H03K-019/00
H01L-021/8234
H03K-019/0944
출원번호
US-0335507
(2014-07-18)
등록번호
US-9729155
(2017-08-08)
발명자
/ 주소
Nazarian, Hagop
Nguyen, Sang Thanh
Kumar, Tanmay
출원인 / 주소
CROSSBAR, INC.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
3인용 특허 :
151
초록▼
A method for an FPGA includes coupling a first electrode of a first resistive element to a first input voltage, coupling a second electrode of a second resistive element to a second input voltage, applying a first programming voltage to a shared node of a second electrode of the first resistive elem
A method for an FPGA includes coupling a first electrode of a first resistive element to a first input voltage, coupling a second electrode of a second resistive element to a second input voltage, applying a first programming voltage to a shared node of a second electrode of the first resistive element, a first electrode of the second resistive element, and to a gate of a transistor element, and changing a resistance state of the first resistive element to a low resistance state while maintaining a resistance state of the second resistive element, when a voltage difference between the first programming voltage at the second terminal and the first input voltage at the first terminal exceeds a programming voltage associated with the first resistive element.
대표청구항▼
1. A field programmable gate array (FPGA), comprising: a switching block routing array comprising a plurality of signal inputs and a plurality of signal outputs;a transistor element coupled to the switching block routing array, wherein the transistor element comprises a gate, a first terminal and a
1. A field programmable gate array (FPGA), comprising: a switching block routing array comprising a plurality of signal inputs and a plurality of signal outputs;a transistor element coupled to the switching block routing array, wherein the transistor element comprises a gate, a first terminal and a second terminal, wherein the first terminal is coupled to a signal input from the plurality signal inputs, and wherein the second terminal is coupled to a signal output from the plurality of signal outputs, and wherein the gate is configured to electrically couple the signal input to the signal output in response to a gate control signal and wherein the transistor element, the signal input and the signal output form a first junction of the switching block routing array;a plurality of resistive elements coupled to the transistor element, wherein each resistive element from the plurality of resistive elements comprises a first electrode and a second electrode, wherein each resistive element is characterized by a plurality of resistive states including a low resistive state and a high resistive state, wherein each resistive element is characterized by a polarity, wherein the polarity for each resistive element is characterized by a high resistive state in response to a first voltage applied from the second electrode to the first electrode exceeding an erase voltage and is characterized by a low resistive state in response to a second voltage applied from the first electrode to the second electrode exceeding a programming voltage, wherein the plurality of resistive elements includes a first resistive element and a second resistive element, wherein a first electrode of the first resistive element is selectively coupled to a first plurality of voltages, wherein a first electrode of the second resistive element is selectively coupled to a second plurality of voltages, wherein the plurality of resistive elements provides the gate control signal in response to a first resistive state of the first resistive element, to a second resistive state of the second resistive element, to a first voltage from the first plurality of voltages and to a second voltage from the second plurality of voltages;a shared node coupled to a second electrode of the first resistive element, to a second electrode of the second resistive element, and to the gate of the transistor element;a programming circuit coupled exclusively to the shared node of the first resistive element and the second resistive element via an output path, wherein the programming circuit is configured to facilitate entry to the first resistive state of the first resistive element in response to a first voltage applied to the shared node, and wherein the programming circuit is configured to facilitate entry of the second resistive state of the second resistive element in response to a second voltage applied to the shared node;a second transistor element coupled to a second junction of the switching block routing array, the first junction and the second junction sharing a row of the FPGA;a second plurality of resistive elements having a second shared node that is coupled to the second transistor element;a second programming circuit coupled exclusively to the second shared node of the second plurality of resistive elements;a row program transistor coupled to both the programming circuit and to a second programming circuit associated with the second transistor element, the row program transistor comprising a gate that is conductively connected to activation inputs of the programming circuit and of the second programming circuit, and comprising a drain conductively connected to, and configured to apply the first plurality of voltages to, both the first electrode of the first resistive element and to a corresponding first electrode of the second plurality of resistive elements. 2. The FPGA of claim 1 wherein the first voltage and the second voltage have common polarity. 3. The FPGA of claim 1wherein the first plurality of voltages are non-negative; andwherein the second plurality of voltages are non-negative. 4. The FPGA of claim 1wherein the first voltage comprises Vcc;wherein the second voltage comprises about 0 volts;wherein the first resistive state of the first resistive element comprises the low resistive state; andwherein the second resistive state of the second resistive element comprises the high resistive state. 5. The FPGA of claim 4 wherein a polarity of a voltage drop from the second terminal of the second resistive element to the first terminal of the second resistive element is positive. 6. The FPGA of claim 5 wherein a polarity of the erase voltage associated with the second resistive element from the second terminal of the second resistive element to the first terminal of the second resistive element is positive. 7. The FPGA of claim 1wherein the first resistive state of the first resistive element comprises the high resistive state; andwherein the programming circuit is configured to facilitate entry to the low resistive state of the first resistive element in response to a ground voltage applied to the shared node. 8. The FPGA of claim 7 wherein the programming circuit is configured to facilitate entry to the high resistive state of the first resistive element in response to about 0 volts applied to the shared node. 9. The FPGA of claim 1wherein the second resistive state of the second resistive element comprises the high resistive state; andwherein the programming circuit is configured to facilitate entry to the high resistive state of the second resistive element in response to a positive erase voltage applied to the shared node. 10. The FPGA of claim 9 wherein the programming circuit is configured to facilitate entry to the low resistive state of the second resistive element in response to about 0 volts applied to the shared node. 11. A method for forming a field programmable gate array (FPGA), comprising: forming a transistor element coupled to a switching block routing array comprising a plurality of junctions having respective pairs of signal inputs and signal outputs, wherein the transistor element comprises a gate, a first terminal and a second terminal, wherein the first terminal is coupled to a first signal input from a first pair of the signal inputs and signal outputs, and wherein the second terminal is coupled to a first signal output from the first pair of the signal inputs and signal outputs, and wherein the gate is configured to electrically couple the first signal input to the first signal output in response to a gate control signal, wherein the transistor element and the first pair of the signal inputs and signal outputs form a first junction of the plurality of junctions;forming a plurality of resistive elements coupled to the transistor element, wherein each resistive element from the plurality of resistive elements comprises a first electrode and a second electrode, wherein each resistive element is characterized by a plurality of resistive states including a low resistive state and a high resistive state, wherein each resistive element is characterized by a polarity, wherein the polarity for each resistive element is characterized by a high resistive state in response to a first voltage applied from the second electrode to the first electrode exceeding an erase voltage and is characterized by a low resistive state in response to a second voltage applied from the first electrode to the second electrode exceeding a programming voltage, wherein the plurality of resistive elements includes a first resistive element and a second resistive element, wherein a first electrode of the first resistive element is selectively coupled to a first plurality of voltages, wherein a first electrode of the second resistive element is selectively coupled to a second plurality of voltages, wherein the plurality of resistive elements provides the gate control signal in response to a first resistive state of the first resistive element, to a second resistive state of the second resistive element, to a first voltage from the first plurality of voltages and to a second voltage from the second plurality of voltages, wherein a shared node is coupled to a second electrode of the first resistive element, to a second electrode of the second resistive element, and to the gate of the transistor element;forming a programming circuit coupled exclusively to the shared node of the first resistive element and the second resistive element via an output path, wherein the programming circuit is configured to facilitate entry to the first resistive state of the first resistive element in response to a first voltage applied to the shared node, and wherein the programming circuit is configured to facilitate entry of the second resistive state of the second resistive element in response to a second voltage applied to the shared node;forming a second transistor element coupled to a second junction of the plurality of junctions of the switching block routing array, the second junction being adjacent to the first junction within a row of the FPGA;forming a second plurality of resistive elements having a second shared node that is coupled to the second transistor element;forming a second programming circuit coupled exclusively to the second shared node of the second plurality of resistive elements;forming a row program transistor;coupling the row program transistor to both the programming circuit and to a second programming circuit associated with the second transistor element;conductively coupling a gate of the row program transistor to activation inputs of the programming circuit and the second programming circuit;conductively coupling a drain of the row program transistor to both the first electrode of the first resistive element and to a corresponding first electrode of the second plurality of resistive elements; andcoupling a source of the row program transistor to a voltage source configured to generate the first plurality of voltages. 12. The method of claim 11 wherein a polarity of the first voltage is the same as a polarity of the second voltage. 13. The method of claim 11wherein the first plurality of voltages are non-negative; andwherein the second plurality of voltages are non-negative. 14. The method of claim 11wherein the first resistive state of the first resistive element comprises the low resistive state; andwherein the second resistive state of the second resistive element comprises the high resistive state. 15. The method of claim 11 wherein the first resistive state of the first resistive element comprises the low resistive state; and wherein the programming circuit is configured to facilitate entry to the high resistive state of the first resistive element in response to a positive programming voltage applied to the shared node. 16. The method of claim 15 wherein the programming circuit is configured to facilitate entry to the low resistive state of the first resistive element in response to about 0 volts applied to the shared node. 17. The method of claim 11wherein the second resistive state of the second resistive element comprises the low resistive state; andwherein the programming circuit is configured to facilitate entry to the high resistive state of the second resistive element in response to a positive erase voltage applied to the shared node. 18. The method of claim 17 wherein the programming circuit is configured to facilitate entry to the low resistive state of the second resistive element in response to about 0 volts applied to the shared node. 19. The method of claim 11, further comprising forming a pull down activation transistor have a source node connected to a pull down voltage source. 20. The method of claim 19, wherein the second plurality of resistive elements comprises a pull up resistive element and a pull down resistive element, and further comprising conductively connecting a drain node of the pull down activation transistor to the first electrode of the second resistive element of the first plurality of resistive elements, and to a first electrode of the pull down resistive element of the second plurality of resistive elements. 21. The method of claim 20, wherein activating the pull down activation transistor applies the pull down voltage source to the first electrode of the second resistive element and to the first electrode of the pull down resistive element.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (151)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Schultz David P. ; Young Steven P. ; Hung Lawrence C., Method and structure for reading, modifying and writing selected configuration memory cells of an FPGA.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Chen, Xiying; Yen, Bing K.; Nguyen, Dat; Xu, Huiwen; Samachisa, George; Kumar, Tanmay; Ping, Er-Xuan, Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Kozicki, Michael N., Programmable metallization cell structure including an integrated diode, device including the structure, and method of forming same.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Sugita,Yasunari; Odagawa,Akihiro; Adachi,Hideaki; Yotsuhashi,Satoshi; Kanno,Tsutomu; Ohnaka,Kiyoshi, Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.