[특허]Mitigating external influences on long signal lines

Mitigating external influences on long signal lines 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G11C-007/12 G11C-011/4091
출원번호	US-0715991 (2012-12-14)
등록번호	US-9842631 (2017-12-12)
발명자 / 주소	Yang, Ge Lin, Hwong-Kwo Zhang, Xi Yu, Jiani Gong, Haiyan
출원인 / 주소	NVIDIA CORPORATION
인용정보	피인용 횟수 : 0 인용 특허 : 39

초록 ▼

Mitigating external influences on long signal lines. In accordance with an embodiment of the present invention, a column of a memory array includes first and second transistors configured to pull up the bit line of the column. The column includes a third transistor configured to selectively pull up the bit line of the column responsive to a level of the inverted bit line of the column and a fourth transistor configured to selectively pull up the inverted bit line of the column responsive to a level of the bit line of the column. The column further includes fifth and sixth transistors configured to selectively pull up the bit line and inverted bit line of the column responsive to the clamp signal and a seventh transistor configured to selectively couple the bit line of the column and the inverted bit line of the column responsive to the clamp signal.

대표청구항 ▼

1. An electronic circuit comprising: a memory array comprising a plurality of columns, wherein each column comprises a bit line and an inverted bit line;a first transistor configured to always pull up a bit line of a column of said memory array;a second transistor configured to always pull up an inverted bit line of said column;a third transistor configured to selectively pull up said bit line responsive to a column specific clamp signal, wherein said column specific clamp signal is operable on only one column of said plurality of columns;a fourth transistor configured to selectively pull up said inverted bit line responsive to said column specific clamp signal; andwherein said column specific clamp signal is configured to be asserted when said cell is not configured to be read. 2. The electronic circuit of claim 1 further comprising: a sixth transistor configured to selectively pull up said inverted bit line of said same cell of said memory array responsive to a level of said bit line. 3. The electronic circuit of claim 2 further comprising a seventh transistor configured to selectively couple said inverted bit line to said bit line responsive to said column specific clamp signal. 4. The electronic circuit of claim 1 wherein said third and fourth transistors are further configured to precharge said bit line and said inverted bit line prior to a read operation of said cell. 5. The electronic circuit of claim 1 wherein said column specific clamp signal is configured to be deasserted when said cell is configured to be read. 6. An integrated circuit memory comprising: a plurality of memory cells for storing a value;said plurality of memory cells configured as a plurality of columns of memory cells, memory cells of each column coupled by a bit line and an inverted bit line;at least one of said plurality of columns further comprising:a first transistor configured to always pull up said bit line of said column; anda second transistor configured to always pull up said inverted bit line of said column;a third transistor configured to selectively pull up said bit line of said column responsive to a clamp signal, wherein said third transistor has a greater drive current capacity than said first transistor;a fourth transistor configured to selectively pull up said inverted bit line of said column responsive to said clamp signal, wherein said fourth transistor has a greater drive current capacity than said second transistor; anda fifth transistor configured to selectively couple said bit line of said column and said inverted bit line of said column responsive to said clamp signal,wherein said third, fourth, and fifth transistors are configured for control by column unique clamp signals, andwherein said integrated circuit memory is configured so that only one of said column unique clamp signals is inactive at a time. 7. The integrated circuit memory of claim 6 wherein said clamp signal is a column specific clamp signal, specific for each column of said plurality of columns. 8. The integrated circuit memory of claim 7 wherein said column specific clamp signal is always asserted for all columns of said plurality of columns not selected. 9. The integrated circuit memory of claim 6 wherein said first, second, third, fourth, and fifth transistors are replicated for at least one other column of said memory array. 10. The integrated circuit memory of claim 6 further comprising a via connecting one of said bit line and said inverted bit line to a drain region and wherein said via determines a value stored in one of said plurality of memory cells. 11. An electronic circuit comprising: a memory array comprising a plurality of columns, each of said plurality of columns comprising a bit line and an inverted bit line;a plurality of first pull-up transistors coupled to each said bit line configured to always pull up said bit line;a plurality of second pull-up transistors coupled to each said bit line configured to selectively pull up said bit line;a fifth transistor configured to selectively couple said bit line of said column and said inverted bit line of said column responsive to said clamp signal; andlogic configured to control said plurality of second pull-up transistors to pull up all of said bit lines except a first bit line being read. 12. The electronic circuit of claim 11 wherein said logic is further configured to pull up said first bit line responsive to a second bit line being read subsequent to said first bit line being read. 13. The electronic circuit of claim 11 further comprising: a plurality of third pull-up transistors coupled to each said inverted bit line configured to always pull up said bit line;a plurality of fourth pull-up transistors coupled to each said inverted bit line configured to selectively pull up said bit line; andlogic configured to control said plurality of fourth pull-up transistors to pull up all of said inverted bit lines except a first inverted bit line being read. 14. The electronic circuit of claim 13 wherein said logic is further configured to pull up said first inverted bit line responsive to a second inverted bit line being read subsequent to said first inverted bit line being read. 15. The electronic circuit of claim 11 further comprising: a plurality of fifth transistors configured to selectively couple said bit line and said inverted bit line of a column together; andlogic configured to control said plurality of fifth transistors to couple said bit line and said inverted bit line of a column together for all columns except a first column being read. 16. The electronic circuit of claim 11 wherein said memory array comprises a read only memory (ROM). 17. The electronic circuit of claim 11 further comprising a cross-coupling transistor configured to selectively pull up said bit line responsive to a level of said inverted bit line.

이 특허에 인용된 특허 (39)

Lee D. Whetsel, Accelerating scan test by re-using response data as stimulus data.
상세보기
Cangsang Zhao ; Chi-Yeu Chao ; Gregory F. Taylor, Clocked sense amplifier flip flop with keepers to prevent floating nodes.
상세보기
Zhou,Dacheng, Comparator circuit with offset cancellation.
상세보기
Kok,Chi Wah; Tam,Yee Ching, D flip-flop.
상세보기
Ramamurthy, Hema, Devices and methods for controlling memory cell pre-charge operations.
상세보기
Elkin, Ilyas; Yang, Ge, Efficient scan latch systems and methods.
상세보기
Podosek Edward (Wilbraham MA), File folder with integral loose leaf binder rings.
상세보기
Chou, Yu-Kai, Flip-flop and pipelined analog-to-digital converter utilizing the same.
상세보기
Shi,Bingxue; Chi,Baoyong, Flipflop.
상세보기
Jung Ho Cho ; Thaddeus John Gabara, High speed latch circuit.
상세보기
Yamashita Kazuo,JPX, Latch circuit for latching data at an edge of a clock signal.
상세보기
Kubota, Yasushi; Washio, Hajime; Shiraki, Ichiro; Maeda, Kazuhiro; Kaise, Yasuyoshi, Latch circuit, shift register circuit and image display device operated with a low consumption of power.
상세보기
Dally, William; Alben, Jonah, Low energy flip-flops.
상세보기
Poplevine, Pavel; Lin, Hengyang; Franklin, Andrew J., Low power static RAM architecture.
상세보기
Gaibotti Maurizio,ITX ; Adduci Francesco,ITX, Low-consumption and high-density D flip-flop circuit implementation particularly for standard cell libraries.
상세보기
Araki, Masahiro, Master slave flip-flop circuit functioning as edge trigger flip-flop.
상세보기
Zhang, Shayan; Higman, Jack M.; Kenkare, Prashant U.; Perry, Pelley H.; Russell, Andrew C., Memory with read cycle write back.
상세보기
Song,Tae joong; Lee,Young keun, Precharge circuit and method employing inactive weak precharging and equalizing scheme and memory device including the same.
상세보기
Kim Byung Y. (Seoul KRX) Jung Tae S. (Buchon KRX) Hwang Sang K. (Kyungsangbuk KRX), Precharge circuit for use in a semiconductor memory device.
상세보기
Kwon Kook-hwan,KRX ; Park Hee-choul,KRX, Precharge system for a semiconductor memory device.
상세보기
Pham, Ha M.; Shin, Jin-Uk; Gupta, Vaibhav, Process tolerant large-swing sense amplfier with latching capability.
상세보기
Huang Eddy C., Pulsed Y-decoders for improving bitline precharging in memories.
상세보기
Shimogawa Kenjyu (Tokyo JPX), Random access memory device with dual charging circuits different in current driving capability.
상세보기
Drake,Alan J.; KleinOsowski,Aj; Martin,Andrew K., Self-resetting, self-correcting latches.
상세보기
Hamada, Mototsugu, Semiconductor integrated circuit including conditional clocking flip-flop circuit.
상세보기
Hartgring Cornelis D. (Eindhoven NLX), Semiconductor memory circuit having a fast read amplifier tristate bus driver.
상세보기
Kim, Hyung-Seuk, Semiconductor memory device.
상세보기
Takahashi Hiroyuki,JPX, Semiconductor memory device having constant potential generator for clamping digit lines at constant level allowing prec.
상세보기
Park Hee-Choul,KRX ; Kim Su-Chul,KRX, Semiconductor memory with auto-tracking bit line precharge scheme.
상세보기
McClure David C. (Carrollton TX), Semiconductor memory with column decoded bit line equilibrate.
상세보기
Mukhopadhyay,Saibal; Mahmoodi,Hamid; Roy,Kaushik, Sense amplifier circuit.
상세보기
Suryanarayana, Samudyatha; Singh, Gajendra P., Sense amplifier type input receiver with improved clk to Q.
상세보기
Shieh Je-Hurn, Sense amplifier with integrated latch and level shift.
상세보기
Houston, Theodore W., Static random access memory device having bit line voltage control for retain till accessed mode and method of operating the same.
상세보기
Ackland Bryan D. (Old Bridge NJ) O\Neill Jay H. (Freehold NJ), Static random access memory sense amplifier.
상세보기
Ohtani Takayuki (Tokyo JPX), Static semiconductor memory device.
상세보기
Takahashi Hiroyuki (Tokyo JPX), Static type random access memory device equipped with variable load circuits for digit line pairs.
상세보기
Brown Jeff S., Technique for reducing peak current in memory operation.
상세보기
Pineda De Gyvez,Jose De Jesus; Sachdev,Manoj; Pavlov,Andrei, Test for weak SRAM cells.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Mitigating external influences on long signal lines 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (39)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Mitigating external influences on long signal lines 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (39)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트