The solid-state imaging device of the present disclosure includes a signal processing unit including an AD converter that digitizes an analog pixel signal read from each pixel of the pixel array unit to a signal line, the signal processing unit transferring digitized pixel data at a first speed high
The solid-state imaging device of the present disclosure includes a signal processing unit including an AD converter that digitizes an analog pixel signal read from each pixel of the pixel array unit to a signal line, the signal processing unit transferring digitized pixel data at a first speed higher than a frame rate; a memory unit that stores the pixel data transferred from the signal processing unit; a data processing unit that reads pixel data at a second speed lower than the first speed from the memory unit; and a control unit that, when the pixel data is read from the memory unit, controls to stop operation of a current source connected with the signal line and operation of at least the AD converter of the signal processing unit.
대표청구항▼
1. An imaging device, comprising: a first substrate including: a pixel array unit having a plurality of pixels arranged in a first direction and a second direction, anda plurality of signal lines;a first plurality of vias disposed along a first side of the pixel array unit;a second plurality of vias
1. An imaging device, comprising: a first substrate including: a pixel array unit having a plurality of pixels arranged in a first direction and a second direction, anda plurality of signal lines;a first plurality of vias disposed along a first side of the pixel array unit;a second plurality of vias disposed along a second side of the pixel array unit;a third plurality of vias disposed along a third side of the pixel array unit, the first side and the second side extending in the first direction and the third side extending in the second direction, the first direction being transverse to the second direction; anda second substrate including: a first plurality of analog-to-digital converters disposed adjacent to the first plurality of vias, a first analog-to-digital converter of the first plurality of analog-to-digital converters having a first comparator, a first counter, and a first latch circuit,a first memory coupled to the first latch circuit,a second plurality of analog-to-digital converters disposed adjacent to the second plurality of vias, a second analog-to-digital converter of the second plurality of analog-to-digital converters having a second comparator, a second counter, and a second latch circuit, anda second memory coupled to the second latch circuit,wherein the first comparator is coupled to a first signal line of the plurality of signal lines through a first via of the first plurality of vias, and the second comparator is coupled to a second signal line of the plurality of signal lines through a second via of the second plurality of vias. 2. The imaging device according to claim 1, wherein a first pixel of the plurality of pixels is configured to output a first analog signal to the first signal line. 3. The imaging device according to claim 2, wherein the first comparator is configured to receive the first analog signal through the first via. 4. The imaging device according to claim 3, wherein a second pixel of the plurality of pixels is configured to output a second analog signal to the second signal line. 5. The imaging device according to claim 4, wherein the second comparator is configured to receive the second analog signal through the second via. 6. The imaging device according to claim 1, wherein the first memory is disposed adjacent to the first plurality of analog-to-digital converters. 7. The imaging device according to claim 6, wherein the second memory is disposed adjacent to the second plurality of analog-to-digital converters. 8. The imaging device according to claim 1, wherein the first memory is configured to receive a first digital signal output from the first analog-to-digital converter. 9. The imaging device according to claim 1, wherein the second memory is configured to receive a second digital signal output from the second analog-to-digital converter. 10. An imaging device comprising: a first substrate including: a pixel array unit having a plurality of pixels arranged in a first direction and a second direction, anda plurality of signal lines;a first plurality of vias disposed along a first side of the pixel array unit;a second plurality of vias disposed along a second side of the pixel array unit;a third plurality of vias disposed along a third side of the pixel array unit, the first side and the second side extending in the first direction and the third side extending in the second direction, the first direction being transverse to the second direction;a second substrate including: a first plurality of analog-to-digital converters disposed adjacent to the first plurality of vias, a first analog-to-digital converter of the first plurality of analog-to-digital converters having a first comparator, a first counter, and a first latch circuit,a memory coupled to the first latch circuit, anda second plurality of analog-to-digital converters disposed adjacent to the second plurality of vias, a second analog-to-digital converter of the second plurality of analog-to-digital converters having a second comparator, a second counter, and a second latch circuit; anda pixel driver circuit disposed along the third side of the pixel array unit, the pixel driver circuit being disposed adjacent to the third plurality of vias. 11. The imaging device according to claim 10, wherein a first pixel of the plurality of pixels is configured to output a first analog signal to a first signal line of the plurality of signal lines. 12. The imaging device according to claim 11, wherein the first comparator is configured to receive the first analog signal through at least one of the first plurality of vias. 13. The imaging device according to claim 12, wherein a second pixel of the plurality of pixels is configured to output a second analog signal to a second signal line of the plurality of signal lines. 14. The imaging device according to claim 13, wherein the second comparator is configured to receive the second analog signal through at least one of the second plurality of vias. 15. The imaging device according to claim 10, wherein the memory is disposed adjacent to the first plurality of analog-to-digital converters. 16. The imaging device according to claim 10, wherein the pixel driver circuit is configured to output a pixel driving signal to a pixel of the plurality of pixels through at least one of the third plurality of vias. 17. The imaging device according to claim 10, wherein the memory is configured to receive a digital signal output from the first analog-to-digital converter. 18. An imaging device, comprising: a first substrate including: a pixel array unit having a plurality of pixels arranged in a first direction and a second direction,a plurality of signal lines, anda plurality of pads disposed outside of the pixel array unit,a first plurality of vias disposed along a first side of the pixel array unit;a second plurality of vias disposed along a second side of the pixel array unit;a third plurality of vias disposed along a third side of the pixel array unit and between the plurality of pads and the pixel array unit, the first side and the second side extending in the first direction and the third side extending in the second direction, the first direction being transverse to the second direction; anda second substrate including: a first plurality of analog-to-digital converters disposed adjacent to the first plurality of vias, a first analog-to-digital converter of the first plurality of analog-to-digital converters having a first comparator, a first counter, and a first latch circuit,a second plurality of analog-to-digital converters disposed adjacent to the second plurality of vias, a second analog-to-digital converter of the second plurality of analog-to-digital converters having a second comparator, a second counter, and a second latch circuit,a signal processing circuit disposed between the first plurality of analog-to-digital converters and the second plurality of analog-to-digital converters, and being coupled to the first latch circuit and the second latch circuit, anda pixel driver circuit disposed along the third side of the pixel array unit, the pixel driver circuit being disposed adjacent to the third plurality of vias. 19. The imaging device according to claim 18 wherein a first pixel of the plurality of pixels is configured to output a first analog signal to a first signal line of the plurality of signal lines. 20. The imaging device according to claim 19, wherein the first comparator is configured to receive the first analog signal through at least one of the first plurality of vias. 21. The imaging device according to claim 20, wherein a second pixel of the plurality of pixels is configured to output a second analog signal to a second signal line of the plurality of signal lines. 22. The imaging device according to claim 21, wherein the second comparator is configured to receive the second analog signal through at least one of the second plurality of vias. 23. The imaging device according to claim 18, wherein the signal processing circuit is configured to receive a first digital signal output from the first analog-to-digital converter. 24. The imaging device according to claim 23, wherein the signal processing circuit is configured to receive a second digital signal output from the second analog-to-digital converter. 25. The imaging device according to claim 18, wherein the pixel driver circuit is configured to output a pixel driving signal to a pixel of the plurality of pixels through at least one of the third plurality of vias. 26. An imaging device, comprising: a first substrate including: a pixel array unit having a plurality of pixels arranged in a first direction and a second direction,a plurality of signal lines, anda plurality of pads disposed outside of the pixel array unit,a first plurality of vias disposed along a first side of the pixel array unit;a second plurality of vias disposed along a second side of the pixel array unit;a third plurality of vias disposed along a third side of the pixel array unit and between the plurality of pads and the pixel array unit, the first side and the second side extending in the first direction and the third side extending in the second direction, the first direction being transverse to the second direction; anda second substrate including: a first plurality of analog-to-digital converters disposed adjacent to the first plurality of vias, a first analog-to-digital converter of the first plurality of analog-to-digital converters having a first comparator, a first counter, and a first latch circuit, the first analog-to-digital converter being coupled to a first via of the first plurality of vias,a second plurality of analog-to-digital converters disposed adjacent to the second plurality of vias, a second analog-to-digital converter of the second plurality of analog-to-digital converters having a second comparator, a second counter, and a second latch circuit, the second analog-to-digital converter being coupled to a second via of the second plurality of vias,a signal processing circuit disposed between the first plurality of analog-to-digital converters and the second plurality of analog-to-digital converters, and being coupled to the first latch circuit and the second latch circuit, anda pixel driver circuit disposed along the third side of the pixel array unit, the pixel driver circuit being coupled to at least one of the third plurality of vias. 27. The imaging device according to claim 26, wherein a first pixel of the plurality of pixels is configured to output a first analog signal to a first signal line of the plurality of signal lines, and the first comparator is configured to receive the first analog signal through the first via. 28. The imaging device according to claim 27, wherein a second pixel of the plurality of pixels is configured to output a second analog signal to a second signal line of the plurality of signal lines, and the second comparator is configured to receive the second analog signal through the second via. 29. The imaging device according to claim 26, wherein the signal processing circuit is configured to receive a first digital signal output from the first analog-to-digital converter. 30. The imaging device according to claim 29, wherein the signal processing circuit is configured to receive a second digital signal output from the second analog-to-digital converter.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (6)
Frink Craig R. ; Cacciatore Raymond D., Apparatus and method for controlling transfer of data between and processing of data by interconnected data processing elements.
Wenzel James F. ; DeHaven Robert K. ; Marietta Bryan D. ; Johnston James P., Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.