Automatic generation of physically aware aggregation/distribution networks
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-015/17
G06F-015/78
H04L-012/933
출원번호
US-0726289
(2015-05-29)
등록번호
US-9864728
(2018-01-09)
발명자
/ 주소
Norige, Eric
Kumar, Sailesh
출원인 / 주소
NetSpeed Systems, Inc.
대리인 / 주소
Procopio, Cory, Hargreaves & Savitch LLP
인용정보
피인용 횟수 :
1인용 특허 :
112
초록▼
Aspects of the present disclosure provide systems and methods for automatic generation of physically aware aggregation/distribution networks that enable optimized arrangement of a plurality of hardware elements, and provide positions and connectivity for one or more intermediate hardware elements. O
Aspects of the present disclosure provide systems and methods for automatic generation of physically aware aggregation/distribution networks that enable optimized arrangement of a plurality of hardware elements, and provide positions and connectivity for one or more intermediate hardware elements. One or more intermediate hardware elements can be configured to aggregate signals/commands/messages/data from their corresponding hardware elements or from other intermediate hardware elements, and send the aggregated signals/commands/messages/data to a root hardware element that acts as a communication interface for the network. The intermediate hardware elements can also be configured to segregate/distribute signals/commands/message received from the root hardware element to a plurality of specified hardware elements and/or intermediate hardware elements.
대표청구항▼
1. A method, comprising: generating an arrangement of a plurality of hardware elements and a root hardware element from processing an input specification; and providing, using a computer, positions and connectivity for one or more intermediate hardware elements configured to: aggregate signals from
1. A method, comprising: generating an arrangement of a plurality of hardware elements and a root hardware element from processing an input specification; and providing, using a computer, positions and connectivity for one or more intermediate hardware elements configured to: aggregate signals from the plurality of hardware elements to the root hardware element; ordistribute signals to the plurality of hardware elements from the root hardware element, andproviding paths between the one or more intermediate hardware elements, the plurality of hardware elements and the root hardware element based on the positions and connectivity. 2. The method of claim 1, wherein the providing the positions and the connectivity for the one or more intermediate hardware elements is based on at least one of: minimum distance from a hardware element and associated intermediate element; specified permitted number of intermediate hardware elements; and disallowed regions for the intermediate elements. 3. The method of claim 1, further comprising utilizing a routing function to determine connectivity topology between the intermediate hardware elements. 4. The method of claim 1, wherein the providing the positions for the one or more intermediate hardware elements is based on permitted positioning of Network on Chip (NoC) elements, and wherein the providing the connectivity for the one or more intermediate hardware elements is based on permitted positioning of NoC channels. 5. The method of claim 1, wherein the one or more intermediate hardware elements are configured to aggregate signals from the plurality of hardware elements to the root hardware element by at least one of: aggregating interrupt signals from the plurality of hardware elements into a single output interrupt signal to the root hardware element through an aggregation function;aggregating reset done signals from the plurality of hardware elements into a single output reset done signal to the root hardware element through the aggregation function;aggregating reset started signals from the plurality of hardware elements into a single output reset started signal to the root hardware element through the aggregation function;aggregating power management control signals from the plurality of hardware elements into a single output power management control signal to the root hardware element through the aggregation function. 6. The method of claim 1, wherein the one or more intermediate hardware elements are configured to distribute signals to the plurality of hardware elements from the root hardware element by identifying a destination of the signals through at least one of a one hot encoding format, an M-Hot encoding format, a binary format, and a tree structure format. 7. The method of claim 1, wherein the plurality of hardware elements and the root hardware element are configured according to a time domain multiplexing schedule to facilitate: distribution of the signals to one of the plurality of hardware elements from the root hardware element based on the time domain multiplexing schedule; and source identification to aggregate signals from the plurality of hardware elements to the root hardware element, wherein the root hardware element is configured to conduct source identification based on the time domain multiplexing schedule. 8. The method of claim 1, wherein the one or more intermediate hardware elements are configured to distribute signals to the plurality of hardware elements from the root hardware element by at least one of: distributing a reset distribution signal from the root hardware element to the plurality of hardware elements;distributing a power management control signal from the root hardware element to the plurality of hardware elements. 9. The method of claim 1, wherein each of the one or more intermediate hardware elements are configured with a clock based on a clock domain associated with the position of the each of the one or more intermediate hardware elements. 10. A non-transitory computer readable medium storing instructions for executing a process, the instructions comprising: generating an arrangement of a plurality of hardware elements and a root hardware element from processing an input specification; and providing positions and connectivity for one or more intermediate hardware elements configured to: aggregate signals from the plurality of hardware elements to the root hardware element; ordistribute signals to the plurality of hardware elements from the root hardware element; andproviding paths between the one or more intermediate hardware elements, the plurality of hardware elements and the root hardware element based on the positions and connectivity. 11. The non-transitory computer readable medium of claim 10, wherein the providing the positions and the connectivity for the one or more intermediate hardware elements is based on at least one of: minimum distance from a hardware element and associated intermediate element;specified permitted number of intermediate hardware elements; anddisallowed regions for the intermediate elements. 12. The non-transitory computer readable medium of claim 10, wherein the instructions further comprise utilizing a routing function to determine connectivity topology between the intermediate hardware elements. 13. The non-transitory computer readable medium of claim 10, wherein the providing the positions for the one or more intermediate hardware elements is based on permitted positioning of Network on Chip (NoC) elements, and wherein the providing the connectivity for the one or more intermediate hardware elements is based on permitted positioning of NoC channels. 14. The non-transitory computer readable medium of claim 10, wherein the one or more intermediate hardware elements are configured to aggregate signals from the plurality of hardware elements to the root hardware element by at least one of: aggregating interrupt signals from the plurality of hardware elements into a single output interrupt signal to the root hardware element through an aggregation function;aggregating reset done signals from the plurality of hardware elements into a single output reset done signal to the root hardware element through the aggregation function;aggregating reset started signals from the plurality of hardware elements into a single output reset started signal to the root hardware element through the aggregation function;aggregating power management control signals from the plurality of hardware elements into a single output power management control signal to the root hardware element through the aggregation function. 15. The non-transitory computer readable medium of claim 10, wherein the one or more intermediate hardware elements are configured to distribute signals to the plurality of hardware elements from the root hardware element by identifying a destination of the signals through at least one of a one hot encoding format, an M-Hot encoding format, a binary format, and a tree structure format. 16. The non-transitory computer readable medium of claim 10, wherein the plurality of hardware elements and the root hardware element are configured according to a time domain multiplexing schedule to facilitate: distribution of the signals to one of the plurality of hardware elements from the root hardware element based on the time domain multiplexing schedule; andsource identification to aggregate signals from the plurality of hardware elements to the root hardware element, wherein the root hardware element is configured to conduct source identification based on the time domain multiplexing schedule. 17. The non-transitory computer readable medium of claim 10, wherein the one or more intermediate hardware elements are configured to distribute signals to the plurality of hardware elements from the root hardware element by at least one of: distributing a reset distribution signal from the root hardware element to the plurality of hardware elements;distributing a power management control signal from the root hardware element to the plurality of hardware elements. 18. The non-transitory computer readable medium of claim 10, wherein each of the one or more intermediate hardware elements are configured with a clock based on a clock domain associated with the position of the each of the one or more intermediate hardware elements.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (112)
Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
Hahn Jong Seok,KRX ; Sim Won Sae,KRX ; Hahn Woo Jong,KRX ; Yoon Suk Han,KRX, Adaptive routing controller of a crossbar core module used in a crossbar routing switch.
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
Miller,Ian D.; Harris,Jonathan C., Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languages.
Agrawal Rakesh ; Gehrke Johannes Ernst ; Gunopulos Dimitrios ; Raghavan Prabhakar, Automatic subspace clustering of high dimensional data for data mining applications.
Thubert, Pascal; Le Faucheur, Francois Laurent; Levy-Abegnoli, Eric M., Forwarding packets to a directed acyclic graph destination using link selection based on received link metrics.
Flaig Charles M. (Pasadena CA) Seitz Charles L. (San Luis Rey CA), Inter-computer message routing system with each computer having separate routinng automata for each dimension of the net.
Fuhrmann Amir Michael ; Rakib Selim Shlomo ; Azenkot Yehuda, Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant.
Tran, Anh T.; Schmidt, Gerald; Daniel, Tsahi; Siva, Nimalan, Matrix of on-chip routers interconnecting a plurality of processing engines and a method of routing using thereof.
Hilgendorf Rolf B. (Boeblingen DEX) Schlipf Thomas (Holzgerlingen DEX), Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnecte.
Okhmatovski, Vladimir; Yuan, Mengtao; Phelps, Rodney, Method and apparatus for broadband electromagnetic modeling of three-dimensional interconnects embedded in multilayered substrates.
Williams, Jr., John J.; Dejanovic, Thomas; Michelson, Jonathan E., Method and apparatus for using barrier phases to limit packet disorder in a packet switching system.
James David V. ; North Donald N. ; Stone Glen D., Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system.
Edmison,Kelvin Ross; Johnsen,Hans Frederick; Carpini,Walter Joseph, Method and system of measuring latency and packet loss in a network by using probe packets.
Levin Vladimir K.,RUX ; Karatanov Vjacheslav V.,RUX ; Jalin Valerii V.,RUX ; Titov Alexandr,RUX ; Agejev Vjacheslav M.,RUX ; Patrikeev Andrei,RUX ; Jablonsky Sergei V.,RUX ; Korneev Victor V.,RUX ; M, Method for deadlock-free message passing in MIMD systems using routers and buffers.
Kalmanek, Jr., Charles Robert; Lauck, Anthony G; Ramakrishnan, Kadangode K., Method for determining non-broadcast multiple access (NBMA) connectivity for routers having multiple local NBMA interfaces.
Bruce,Alistair Crone; Mathewson,Bruce James; Harris,Antony John, Method of arbitrating between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit of a data processing apparatus.
Hoover, Russell D.; Kriegel, Jon K.; Mejdrich, Eric O.; Shearer, Robert A., Network on chip with a low latency, high bandwidth application messaging interconnect.
Mejdrich, Eric O.; Schardt, Paul E.; Shearer, Robert A.; Tubbs, Matthew R., Performance event triggering through direct interthread communication on a network on chip.
Koza John R. ; Andre David ; Tackett Walter Alden, Simultaneous evolution of the architecture of a multi-part program while solving a problem using architecture altering operations.
Li, Bin; Cao, Xuegui; Ma, Shaowen; Chen, Zhong; Chen, Baojiang, System and method for realizing the resource distribution in the communication network.
Prasad,Roy V.; Horng,Chi Song; Ramanujam,Ram S., System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections.
Birrittella Mark S. (Chippewa Falls WI) Kessler Richard E. (Eau Claire WI) Oberlin Steven M. (Chippewa Falls WI) Passint Randal S. (Chippewa Falls WI) Thorson Greg (Altoona WI), System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic.
Jayasimha, Doddaballapur N.; Chan, Jeremy; Tomlinson, Jay S., Use of common data format to facilitate link width conversion in a router with flexible link widths.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.