Data processing device and method of computing the cosine transform of a matrix
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/14
G06F-009/30
출원번호
US-0263659
(2014-04-28)
등록번호
US-RE46712
(2018-02-13)
우선권정보
EP-98200867 (1998-03-18)
발명자
/ 주소
Van Eijndhoven, Josephus Theodorus Johannes
Sijstermans, Fransiscus Wilhelmus
출원인 / 주소
Koninklijke Philips N.V.
인용정보
피인용 횟수 :
0인용 특허 :
65
초록▼
A data processing device provides for registers which can be formatted as segments containing numbers to which operations can be applied in SIMD fashion. In addition it is possible to perform operations which combine different segments of one register or segments at different positions in the differ
A data processing device provides for registers which can be formatted as segments containing numbers to which operations can be applied in SIMD fashion. In addition it is possible to perform operations which combine different segments of one register or segments at different positions in the different registers. By providing specially selected it is thus made possible to perform multidimensional separable transformations (like the 2-dimensional IDCT) without transposing the numbers in the registers.
대표청구항▼
1. A data processing device comprising an operand storage circuit for storing operands, each subdivided into a plurality of segments at respective positions in the operand;an instruction execution unit for executing an instruction containing one or more operand references, each referring commonly to
1. A data processing device comprising an operand storage circuit for storing operands, each subdivided into a plurality of segments at respective positions in the operand;an instruction execution unit for executing an instruction containing one or more operand references, each referring commonly to the segments of a respective source operand in the operand storage circuit, said instruction causing the instruction execution unit to execute a plurality of operations in parallel and independently of one another, each operation combining predetermined segments from one or more of the respective source operands, characterized in that at least one of the operations combines segments that have mutually different positions in the one or more respective source operands and/or that at least one of the operations differs from the other operations. 2. A data processing device according to claim 1, wherein said instruction is referred to as a cross instruction, the instruction execution unit also being arranged for executing a parallel instruction containing two or more further operand references each referring commonly to the segments of a respective source operand in the operand storage circuit, said parallel instruction causing the instruction execution unit to execute a plurality of operations in parallel and independently of one another, each operation combining predetermined segments from the source operands having mutually corresponding positions in the two or more referenced further source operands. 3. A data processing device according to claim 2, programmed with a program for computing a composition of a column transformation and a row transformation of a matrix having at least rows and columns, the column transformation transforming columns each according to a one dimensional column transformation, to the column transformation being executed using the parallel instruction, the two or more operands each storing information items for different columns in respective segments according to the column;the row transformation transforming rows each according to a one dimensional row transformation, the row transformation being executed using the cross instruction, information items for the same row being stored in respective segments of the at least one operand. 4. A data processing device according to claim 3, where the row and column transformation correspond to the same one-dimensional transformation. 5. A data processing device according to claim 1, wherein the operations caused by the instruction comprise computing a sum and a difference of two segments in one of the one or more source operands. 6. A data processing device according to claim 1, wherein the operations caused by the instruction result in the computation of a plurality of component coefficients of a vector transformation, such as an IDCT or DCT, of the numbers stored in the respective segments of the one or more source operands, the data processing device storing the component coefficients in segments at respective positions of a result operand commonly referred to by the instruction. 7. A data processing device according to claim 6, wherein the numbers stored in the segments of two or more of the source operands make up an input vector, which is transformed, the component coefficients of the transformation of the input vector being stored in the segments of two or more result operands. 8. A method of transforming a matrix having at least rows and columns using a processor having segmented operand storage circuits, the method comprising: computing a composition of a column transformation and a row transformation, the column transformation transforming columns each according to a one dimensional column transformation, the column transformation being executed using at least one SIMD instruction which causes the processor to process different columns in parallel, using information items for the different columns stored in respective segments of an operand storage circuit referred to in the SIMD instruction;the row transformation transforming rows each according to a one dimensional row transformation, the row transformation being executed using at least one cross instruction which causes the processor to perform several operations upon information items for the same row in parallel, the information items for the same row being stored in respective segments of an operand storage circuit referred to in the cross instruction, wherein the row and column transformation correspond to the same one-dimensional transformation. 9. A computer readable medium storing a computer program for executing the method according to claim 8. 10. A data processing device comprising: an operand storage circuit for storing operands, each operand subdivided into a plurality of segments at respective positions in the operand wherein each operand is subdivided into the same plurality of segments at the same respective positions; andan instruction execution unit including an instruction decoder and arithmetic circuits wired to execute an instruction containing an opcode and one or more operand references, each operand reference of the instruction referring commonly to the segments of a respective source operand in the operand storage circuit, said instruction causing the instruction decoder to decode the instruction and set the instruction execution unit to execute a plurality of operations consisting only of addition and subtraction operations in parallel and independently of one another to generate a result that is written to a result register subdivided into the same plurality of segments at the same respective positions as the operands, each operation of the plurality of operations combining, by specific wiring of the arithmetic circuits of the instruction execution unit, predetermined segments from one or more of the respective source operands and writing a result of the combining to a segment of the result register, wherein each of the operations of the plurality of operations caused to execute by the instruction combines segments that have mutually different positions in the one or more respective source operands and at least one of the operations caused to execute by the instruction differs from the other operations caused to execute by the instruction.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (65)
Iwata Eiji (Tokyo JPX), Adaptive video signal processing apparatus.
Barker Thomas Norman ; Collins Clive Allan ; Dapp Michael Charles ; Dieffenderfer James Warren ; Grice Donald George ; Kogge Peter Michael ; Kuchinski David Christopher ; Knowles Billy Jack ; Lesmeis, Advanced parallel array processor (APAP).
Dapp Michael Charles ; Dieffenderfer James Warren ; Miles Richard Ernest ; Nier Richard Edward ; Smoral Vincent John ; Stupp James Robert, Advanced parallel array processor computer package.
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
van Hook Timothy J. ; Hsu Peter ; Huffman William A. ; Moreton Henry P. ; Killian Earl A., Alignment and ordering of vector elements for single instruction multiple data processing.
Balmer Keith (Bedford TX GB2) Gove Robert J. (Plano TX) Robertson Iain (Bedfordshire TX GB2) Guttag Karl M. (Sugar Land TX) Ing-Simmons Nicholas (Huntingdon GB2), Architecture of transfer processor.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Array processor with asynchronous availability of a next SIMD instruction.
Park Chin S. (Palo Alto CA) Holler Mark A. (Palo Alto CA) Diamond Jay M. (San Jose CA) The Siang-Chun (Fremont CA) Santoni Umberto (Scottsdale AZ) Buckmann Kenneth R. (San Jose CA), Distance calculating neural network classifier chip and system.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Fully scalable parallel processing system having asynchronous SIMD processing.
Fijany Amir (Sherman Oaks CA) Bejczy Antal K. (Pasadena CA), Highly parallel reconfigurable computer architecture for robotic computation having plural processor cells each having r.
Jaffe Robert S. (Shenorock NY) Li Hungwen (Monte Sereno CA) Kienzle Margaret M. L. (Somers NY) Sheng Ming-Cheng (Kaoshiung TWX), Input/output system for a massively parallel, single instruction, multiple data (SIMD) computer providing for the simult.
Guttag Karl M. (4015 S. Sandy Ct. Missouri City ; Fort Bend County TX 77459) Read Christopher J. (11807 Burlingame Houston ; Harris County TX 77099) Balmer Keith (6 Salcombe Close Bedfordshire County, Long instruction word controlling plural independent processor operations.
Eitan Benny,ILX ; Nissenbaum Baruch,ILX ; Feder Meir,ILX, Method for performing an inverse cosine transfer function for use with multimedia information.
Hansen Craig C. ; Massalin Henry, Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction.
Pechanek Gerald G. (Cary NC) Glossner Clair John (Durham NC) Larsen Larry D. (Raleigh NC) Vassiliadis Stamatis (Zoetermeer NLX), Parallel processing system and method using surrogate instructions.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Parallel processing system having asynchronous SIMD processing.
Watanabe Takao (Inagi JPX) Nakagawa Tetsuya (Koganei JPX) Nakagome Yoshinobu (Hamura JPX), Parallel processor having decoder for selecting switch from the group of switches and concurrently inputting MIMD instru.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Partitioning of processing elements in a SIMD/MIMD array processor.
Lee Ruby B. (Los Altos Hills CA), Performance of an operation on whole word operands and on operations in parallel on sub-word operands in a single proces.
Keith Michael (Beaverton OR) Kasai Arlene K. (Beaverton OR) Alattar Adnan (Hillsboro OR), Process, apparatus and system for encoding video signals using motion estimation.
Ries Paul S. ; Kinsel John R. ; Riordan Thomas J. ; Thaik Albert M., Processor chip having on-chip circuitry for generating a programmable external clock signal and for controlling data pa.
Inoue Yoshitsugu,JPX ; Kawai Hiroyuki,JPX ; Streitenberger Robert,JPX, SIMD processor operating with a plurality of parallel processing elements in synchronization.
Shido Tatsuya (Kawasaki JPX) Kawamura Kaoru (Yokohama JPX) Umeda Masanobu (Yokohama JPX) Shibuya Toshiyuki (Inagi JPX) Miwatari Hideki (Yokohama JPX), SIMD system having logic units arranged in stages of tree structure and operation of stages controlled through respectiv.
Wilkinson Paul Amba ; Dieffenderfer James Warren ; Kogge Peter Michael ; Schoonover Nicholas Jerome, Slide bus communication functions for SIMD/MIMD array processor.
Barry, Edwin F.; Marchand, Patrick R.; Pechanek, Gerald G.; Kurak, Jr., Charles W., Specifying different type generalized event and action pair in a processor.
Thayer John S. ; Favor John G. ; Weber Frederick D., System and method for conditionally moving an operand from a source register to a destination register.
Thayer John S. ; Thome Gary W. ; Longhenry Brian E., System and method for routing operands within partitions of a source register to partitions within a destination registe.
Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with barrel rotator.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.