Techniques are disclosed that enable improved shorting margin between unlanded conductive interconnect features and neighboring conductive features. The techniques provided are particularly useful, for instance, when lithography registration errors cause neighboring conductive features to be physica
Techniques are disclosed that enable improved shorting margin between unlanded conductive interconnect features and neighboring conductive features. The techniques provided are particularly useful, for instance, when lithography registration errors cause neighboring conductive features to be physically closer than expected, but can also he used when such proximity is intentional. In some embodiments, the techniques can be implemented using a layer of electromigration management material (EMM) and one or more insulator layers, wherein the various layers are provisioned to enable a differential etch rate. In particular, the overall etch rate of materials above the target landing pad is faster than the overall etch rate of materials above the off-target landing pad, which results in a self-enclosed conductive interconnect feature having an asymmetric taper or profile. The differential etch rate may result, for example, from configuration of the EMM layer, or from accompanying insulator layers having different etch rates.
대표청구항▼
1. A semiconductor device, comprising: a first insulator structure having a metal feature therein;a second insulator structure having a metal feature therein, wherein the second insulator structure is a single layer having no discernible interface within the single layer;an intervening layer distinc
1. A semiconductor device, comprising: a first insulator structure having a metal feature therein;a second insulator structure having a metal feature therein, wherein the second insulator structure is a single layer having no discernible interface within the single layer;an intervening layer distinct from and between the first and second insulator structures, the intervening layer having a relatively lower etch rate for a given etchant than the second insulator structure, the intervening layer including a convex protrusion, wherein the first insulator structure, the intervening layer, and the second insulator structure are arranged in a vertical stack; anda conductive interconnect feature connecting the metal feature of the first insulator structure to the metal feature of the second insulator structure, the conductive interconnect feature passing through both the intervening layer and the second insulator structure in at least one horizontal common plane, wherein the conductive interconnect feature includes an asymmetric taper that causes a concave depression on only one side of the conductive interconnect feature, wherein the concave depression tapers towards an opposing side of the conductive interconnect feature to cause the conductive interconnect feature to at least partially land on the metal feature of the first insulator structure, and wherein the concave depression of the conductive interconnect feature is conformal to the convex protrusion of the intervening layer. 2. The device of claim 1 wherein the conductive interconnect feature only partially lands on the metal feature of the first insulator structure and wherein material of the second insulator structure is on a remainder of the metal feature of the first insulator structure. 3. The device of claim 1 wherein the intervening layer: is not present over the metal feature of the first insulator structure; orhas a variable thickness such that the intervening layer is thinner at a position on the metal feature of the first insulator structure relative to the intervening layer at a position on the first insulator structure. 4. The device of claim 1 wherein the intervening layer includes a high-k dielectric material. 5. The device of claim 1 wherein the intervening layer is a single layer of electromigration management material with no discernible interface within that electromigration management material layer. 6. The device of claim 1 wherein no discernible interface exists between the metal feature of the second insulator structure and the conductive interconnect feature. 7. The device of claim 1 wherein the convex protrusion is integral with another portion of the intervening layer that is on the first insulator structure. 8. The device of claim 1 wherein the intervening layer includes one or both of carbon or nitrogen. 9. The device of claim 1 wherein the second insulator structure and the intervening layer include the same material composition but the material of the second insulator structure is relatively more porous than the material of the intervening layer such that the intervening layer has a relatively lower etch rate for a given etchant than the second insulator structure. 10. The device of claim 1 wherein the intervening layer has a variable thickness in that, in sections where the intervening layer is under the second insulator structure, the intervening layer is thinner at a position on the metal feature of the first insulator structure relative to the intervening layer thickness at a position on the first insulator structure. 11. The device of claim 10 wherein the intervening layer thickness at the position on the metal feature of the first insulator structure is more than two times thinner than the intervening layer thickness at the position on the first insulator structure. 12. The device of claim 10 wherein, for the given etchant, the ratio of the etch rate of the second insulator structure material to the etch rate of the intervening layer material is greater than 2. 13. The device of claim 1 wherein, for the given etchant, the ratio of the etch rate of the second insulator structure material to the etch rate of the intervening layer material is greater than 5. 14. The device of claim 1 wherein the opposing side of the conductive interconnect feature is substantially vertical. 15. The device of claim 1 wherein the intervening layer has a uniform thickness in portions not including the convex protrusion, and wherein the intervening layer is not present over the metal feature of the first insulator structure. 16. The device of claim 1 further comprising an electromigration barrier layer between the first insulator structure and the intervening layer. 17. The device of claim 16, wherein the electromigration barrier layer includes different material from the intervening layer. 18. The device of claim 1 wherein the first and second insulator structures include the same insulator material. 19. An electronic system comprising the device of claim 1. 20. A multilayer integrated circuit device, comprising: a first insulator structure having a metal feature therein;a second insulator structure having a metal feature therein;an electromigration barrier layer between the first and second insulator structures, the electromigration barrier layer having a relatively lower etch rate for a given etchant than the second insulator structure, the electromigration barrier layer including a convex protrusion, wherein the first insulator structure, the electromigration barrier layer, and the second insulator structure are arranged in a vertical stack, wherein the electromigration barrier layer is a single layer having no discernible interface within that electromigration barrier layer; anda conductive interconnect feature connecting the metal feature of the first insulator structure to the metal feature of the second insulator structure, the conductive interconnect feature passing through both the electromigration barrier layer and the second insulator structure in at least one horizontal common plane, wherein the conductive interconnect feature includes an asymmetric taper that causes a concave depression on only one side of the the conductive interconnect feature, wherein the concave depression tapers towards an opposing side of the conductive interconnect feature to cause the conductive interconnect feature to only partially land on the metal feature of the first insulator structure, and wherein the concave depression of the conductive interconnect feature is conformal to the convex protrusion of the electromigration barrier layer. 21. The device of claim 20 wherein the second insulator structure is a single layer having no discernible interface within the single layer. 22. The device of claim 20 wherein the electromigration barrier layer includes one or both of carbon or nitrogen. 23. The device of claim 20 wherein the electromigration barrier layer has a variable thickness such that the electromigration barrier layer is thinner at a position on the metal feature of the first insulator structure relative to the electromigration barrier layer at a position on the first insulator structure. 24. A method for forming a semiconductor device, comprising: providing a first insulator structure having a metal feature therein;providing a second insulator structure having a metal feature therein, wherein the second insulator structure is a single layer having no discernible interface within the single layer;providing an intervening layer that is distinct from and between the first and second insulator structures, the intervening layer having a relatively lower etch rate for a given etchant than the second insulator structure, the intervening layer including a convex protrusion, wherein the first insulator structure, the intervening layer, and the second insulator structure are arranged in a vertical stack; andproviding a conductive interconnect feature connecting the metal feature of the first insulator structure to the metal feature of the second insulator structure, the conductive interconnect feature passing through both the intervening layer and the second insulator structure in at least one horizontal common plane, wherein the conductive interconnect feature includes an asymmetric taper that causes a concave depression on only one side of the conductive interconnect feature, wherein the concave depression tapers towards an opposing side of the conductive interconnect feature to cause the conductive interconnect feature to at least partially land on the metal feature of the first insulator structure, and wherein the concave depression of the conductive interconnect feature is conformal to the convex protrusion of the intervening layer. 25. The method of claim 24 wherein the conductive interconnect feature only partially lands on the metal feature of the first insulator structure.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (59)
Chooi Simon,SGX ; Zhou Mei-Sheng,SGX ; Xu Yi,SGX, Air bridge process for forming air gaps.
Buchwalter, Leena P.; Callegari, Alessandro Cesare; Cohen, Stephan Alan; Graham, Teresita Ordonez; Hummel, John P.; Jahnes, Christopher V.; Purushothaman, Sampath; Saenger, Katherine Lynn; Shaw, Jane, Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same.
Colgan Evan George ; Rodbell Kenneth Parker ; Totta Paul Anthony ; White James Francis, Interconnect structure using Al.sub.2 Cu for an integrated circuit chip.
Gaw Eng T. ; Vu Quat T. ; Fraser David B. ; Chiang Chien ; Young Ian A. ; Marieb Thomas N. D., Method and structure for reducing interconnect system capacitance through enclosed voids in a dielectric layer.
Moon Yong Tae,KRX ; Kim Dong Joon,KRX ; Song Keun Man,KRX ; Park Seong Ju,KRX, Method for fabricating white light emitting diode using InGaN phase separation.
Maniar Papu D. (12618 Olympiad Dr. Austin TX 78759) Blumenthal Roc (6103 Colina La. Austin TX 78759) Klein Jeffrey L. (7511 Step Down Cove Austin TX 78731) Wu Wei (7701 Yaupon Dr. Austin TX 78729), Method for forming a via in a semiconductor device.
Boeck Bruce Allen ; Wetzel Jeff Thomas ; Sparks Terry Grant, Method for manufacturing a low dielectric constant inter-level integrated circuit structure.
Hwang, Min Wook, Method of fabricating semiconductor device for reducing parasitic capacitance between bit lines and semiconductor device fabricated thereby.
Fulford ; Jr. H. Jim ; Dawson Robert ; Hause Fred N. ; Bandyopadhyay Basab ; Michael Mark W. ; Brennan William S., Method of formation of an air gap within a semiconductor dielectric by solvent desorption.
Stoltz Richard A. (Plano TX) Tigelaar Howard (Allen TX) Cho Chih-Chen (Richardson TX), Method of forming air gap dielectric spaces between semiconductor leads.
Colburn,Matthew E; Dalton,Timothy J; Huang,Elbert; Karecki, legal representative,Anna; Nitta,Satya V; Purushothaman,Sampath; Saenger,Katherine L; Surendra,Maheswaran; Karecki,Simon M, Method of forming closed air gap interconnects and structures formed thereby.
Ito Nobukazu,JPX ; Matsubara Yoshihisa,JPX, Method of forming multi-level copper interconnect with formation of copper oxide on exposed copper surface.
Beilin Solomon I. ; Chou William T. ; Lee Michael G. ; Ngo David Dung ; Peters Michael G. ; Roman James J. ; Takahashi Yasuhito, Power conducting substrates with high-yield integrated substrate capacitor.
Ueda,Tetsuya, Semiconductor device with an air gap between lower interconnections and a connection portion to the lower interconnections not formed adjacent to the air gap.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.