Guided path for forming a conductive filament in RRAM
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-045/00
H01L-021/4763
출원번호
US-0573817
(2014-12-17)
등록번호
US-9972778
(2018-05-15)
발명자
/ 주소
Jo, Sung Hyun
출원인 / 주소
CROSSBAR, INC.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
0인용 특허 :
195
초록▼
A method of forming a non-volatile memory device, includes forming a first electrode above a substrate, forming a dielectric layer overlying the first electrode, forming an opening structure in a portion of the dielectric layer to expose a surface of the first electrode having an aspect ratio, formi
A method of forming a non-volatile memory device, includes forming a first electrode above a substrate, forming a dielectric layer overlying the first electrode, forming an opening structure in a portion of the dielectric layer to expose a surface of the first electrode having an aspect ratio, forming a resistive switching material overlying the dielectric layer and filling at least a portion of the opening structure using a deposition process, the resistive switching material having a surface region characterized by a planar region and an indent structure, the indent structure overlying the first electrode, maintaining a first thickness of resistive switching material between the planar region and the first electrode, maintaining a second thickness of resistive switching material between the indent structure and the first electrode, wherein the first thickness is larger than the second thickness, and forming a second electrode overlying the resistive switching material including the indent structure.
대표청구항▼
1. A resistive switching device for a non-volatile memory device, comprising: a first electrode;a resistive switching material configured in an opening region in a dielectric material overlying the first electrode, the resistive switching material being characterized by a surface region having a pla
1. A resistive switching device for a non-volatile memory device, comprising: a first electrode;a resistive switching material configured in an opening region in a dielectric material overlying the first electrode, the resistive switching material being characterized by a surface region having a planar region and an indent structure, wherein at least a portion of the planar region being configured overlying the first electrode and having a distance between the planar region and a top surface of the first electrode, and the indent structure being configured overlying the first electrode and having a thickness of resistive switching material relative to the first electrode that is less than the distance; anda second electrode overlying the resistive switching material including the indent structure;and wherein in response to an electrical stimulus applied to the non-volatile memory device, the indent structure causes a path for a filament structure derived from the second electrode to preferentially form within the resistive switching material at a region of the indent structure. 2. The resistive switching device of claim 1 wherein the first electrode comprises a p+ polysilicon material. 3. The resistive switching device of claim 1 wherein the resistive switching material comprises an amorphous silicon material having an intrinsic semiconductor characteristic, wherein the amorphous silicon material is not intentionally doped. 4. The resistive switching device of claim 1 wherein second electrode comprises an active metal material selected from a group consisting of: silver, gold, palladium, platinum, copper, aluminum, nickel, and zinc. 5. The resistive switching device of claim 1 wherein the indent structure comprises a tapered region directed towards the first electrode. 6. The resistive switching device of claim 1 wherein the filament structure causes the resistive switching material to change from a high resistance state to a low resistance state upon application of the electrical stimulus to the non-volatile memory device. 7. The resistive switching device of claim 1 wherein the resistive switching material comprises metal material from the second electrode disposed within the path. 8. The resistive switching device of claim 1 wherein the first electrode comprises a material selected from a group consisting of Ti, TiN, WN, TaN. 9. The resistive switching device of claim 1wherein the resistive switching material is not intentionally doped as deposited and comprises a plurality of defect sites; andwherein metal particles from the second electrode diffuse into defect sites in the resistive switching material. 10. The resistive switching device of claim 1 wherein a bottom surface of the second electrode fills a tapered region of the indent structure and is non-planar, and a top surface of the second electrode is substantially planar. 11. A device having a non-volatile memory device, comprising: a first dielectric material disposed adjacent to a substrate and having a first surface;a first electrode comprising first electrode material disposed adjacent to a first portion of the first surface of the first dielectric material and having a first surface;a second dielectric material adjacent to a second portion of the first surface of the first dielectric material and having a first surface;a resistive switching material adjacent to and in contact with at least a portion of the first surface of the first electrode material and at least a portion of the first surface of the second dielectric material, wherein the resistive switching material having a first surface, and wherein the resistive switching material comprises a plurality of defects and as-deposited is not intentionally doped; anda second electrode comprising a second electrode material disposed adjacent to and in contact with the first surface of the resistive switching material, wherein the second electrode material comprises a plurality of metal particles that are configured to be diffused within the resistive switching material upon application of a bias voltage; andwherein metal particles from the plurality of metal particles are disposed within the plurality of defects in the resistive switching material. 12. The device of claim 11wherein the first surface of the resistive switching material comprises a portion disposed above the portion of the first surface of the first electrode material and includes an indent structure, andwherein an average thickness of the resistive switching material within the portion is larger than a thickness of the resistive switching material within the indent structure. 13. The device of claim 11 further comprising a control circuitry disposed on the substrate, wherein the control circuitry is coupled to the first electrode. 14. The device of claim 13 wherein the control circuitry is selected from a group consisting of: write circuitry, read circuitry, erase circuitry. 15. The device of claim 11 wherein the first electrode comprises a material selected from a group consisting of Ti, TiN, WN, TaN. 16. The device of claim 15 wherein second electrode material comprises an active metal material selected from a group consisting of: gold, palladium, platinum, copper, aluminum, and nickel. 17. The device of claim 11 wherein the resistive switching material is selected from a group consisting of: an undoped silicon-bearing material, an intrinsic semiconductor material. 18. The device of claim 11 wherein the metal particles from the plurality of metal particles from the first electrode are disposed along a predetermined path within the resistive switching material. 19. The device of claim 11 wherein a resistance associated with the resistive switching material as-deposited is different from a resistance associated with the resistive switching material having the metal particles disposed therein. 20. The device of claim 11 wherein the metal particles disposed within the resistive switching material form a filament structure extending from the second electrode towards the first electrode.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (195)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Kuramoto Yuuji,JPX ; Maekawa Hirotoshi,JPX ; Anzai Kiyoharu,JPX, Analog signal detecting circuit, and AC side current detector of semiconductor power conversion device.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Sugiyama, Hideyuki; Saito, Yoshiaki, Magneto-resistance effect element with a surface contacting with a side face of electrode having a magnetization direction.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Chen, Yung-Tin; Pan, Chuanbin; Mihnea, Andrei; Maxwell, Steven; Hou, Kun, Memory cells having storage elements that share material layers with steering elements and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Luo, Xiao; Yu, David Chang-Cheng, Method and system for providing a sense amplifier and drive circuit for spin transfer torque magnetic random access memory.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Liaw, Corvin; Angerbauer, Michael; Hoenigschmid, Heinz, Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Chen, Xiying; Yen, Bing K.; Nguyen, Dat; Xu, Huiwen; Samachisa, George; Kumar, Tanmay; Ping, Er-Xuan, Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Takahashi, Haruo; Hanzawa, Kouichi; Matsumoto, Takafumi, Optical film thickness controlling method, optical film thickness controlling apparatus, dielectric multilayer film manufacturing apparatus, and dielectric multilayer film manufactured using the same controlling apparatus or manufacturing apparatus.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Chang Shou-Zen,TWX ; Tsai Chaochieh,TWX ; Ho Chin-Hsiung ; Lin Cheng Kun,TWX, Silicon and arsenic double implanted pre-amorphization process for salicide technology.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
Ying Shu-Lan,TWX ; Huang Yuan-Chang,TWX ; Chen Jue-Jye,TWX ; Mii Yuh-Jier,TWX, Test site and a method of monitoring via etch depths for semiconductor devices.
Sugita,Yasunari; Odagawa,Akihiro; Adachi,Hideaki; Yotsuhashi,Satoshi; Kanno,Tsutomu; Ohnaka,Kiyoshi, Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.