Method of embedding WLCSP components in e-WLB and e-PLB
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/34
H01L-025/16
H01L-021/56
H01L-023/00
H01L-025/03
H01L-025/10
H01L-025/00
H01L-023/538
출원번호
US-0767902
(2014-09-18)
등록번호
US-9991239
(2018-06-05)
국제출원번호
PCT/US2014/056406
(2014-09-18)
국제공개번호
WO2016/043761
(2016-03-24)
발명자
/ 주소
Nair, Vijay K.
Meyer, Thorsten
출원인 / 주소
Intel Corporation
대리인 / 주소
Schwabe, Williamson & Wyatt, P.C.
인용정보
피인용 횟수 :
0인용 특허 :
14
초록▼
Embodiments of the invention include multi-die package and methods of making such multi-die packages. In an embodiment a mold layer has a first surface and a second surface that is opposite from the first surface. One or more first electrical components that each have a solderable terminal that is o
Embodiments of the invention include multi-die package and methods of making such multi-die packages. In an embodiment a mold layer has a first surface and a second surface that is opposite from the first surface. One or more first electrical components that each have a solderable terminal that is oriented to face the first surface of the mold layer. The mold layer may also have one or more second electrical components that each have a second type of terminal that is oriented to face the second surface of the mold layer. Embodiments may also include one or more conductive through vias formed between the first surface of the mold layer and the second surface of the mold layer. Accordingly an electrical connection may be made from the second surface of the mold layer to the first electrical components that are oriented to face the first surface of the mold layer.
대표청구항▼
1. A multi-die package comprising: a mold layer having a first surface and a second surface that is opposite from the first surface;one or more first electrical components, wherein each of the first electrical components have a solderable terminal that is oriented to face the first surface of the mo
1. A multi-die package comprising: a mold layer having a first surface and a second surface that is opposite from the first surface;one or more first electrical components, wherein each of the first electrical components have a solderable terminal that is oriented to face the first surface of the mold layer without an intervening electrical component between each of the first electrical components and the first surface of the mold layer, and wherein each of one or more of the solderable terminals have a surface that is coplanar with the first surface of the mold layer; andone or more second electrical components, wherein each of the second electrical components have a second type of terminal that is oriented to face the second surface of the mold layer without an intervening electrical component between each of the second electrical components and the second surface of the mold layer, and wherein each of the second type of terminal has a surface that is coplanar with the second surface of the mold layer. 2. The multi-die package of claim 1, wherein the solderable terminal is a tin-based solder and the second type of terminal is copper, gold, or aluminum. 3. The multi-die package of claim 1, further comprising a redistribution layer formed over the second surface of the mold layer that is electrically coupled to one or more of the second type of terminals. 4. The multi-die package of claim 3, further comprising a dielectric layer formed between the redistribution layer and the second surface of the mold layer. 5. The multi-die package of claim 3, further comprising a solder resist layer formed over portions of the redistribution layer. 6. The multi-die package of claim 1, further comprising one or more conductive through vias formed between the first surface of the mold layer and the second surface of the moldlayer. 7. The multi-die package of claim 6, wherein the one or more conductive through vias are via bars, wherein the via bars comprise: a first land pad that has a surface substantially coplanar with a first surface of the mold layer;a second land pad has a surface substantially coplanar with a second surface of the mold layer;a core layer disposed between the first and second land pads; andone or more vias formed through the core layer that electrically couple the first and second land pads. 8. The multi-die package of claim 6, further comprising a second package electrically and mechanically coupled to one or more of the first electrical components and one or more of the conductive vias by solder balls. 9. The multi-die package of claim 8, wherein the package is electrically and mechanically coupled to a substrate by one or more solder balls, and wherein the first electrical components are electrically coupled to the substrate by the second package and one or more of the conductive through vias. 10. The multi-die package of claim 6, further comprising a second redistribution layer formed over the first surface of the mold layer that electrically couples one or more solderable terminals to one or more conductive through vias. 11. The multi-die package of claim 1, wherein the first electrical components are pre-packaged components. 12. The multi-die package of claim 11, wherein one or more of the first electrical components are wafer level chip scale packages. 13. The multi-die package of claim 1, wherein the one or more first electrical components are substantially the same thickness. 14. The multi-die package of claim 1, wherein at least one of the one or more first electrical components are thinner than other first electrical components. 15. The multi-die package of claim 14, wherein an opening is formed from the first surface of the mold layer to expose the solderable terminals of the thinner first electrical component. 16. A multi-die package comprising: a mold layer having a first surface and a second surface that is opposite from the first surface;one or more first electrical components, wherein each of the first electrical components have a solderable terminal that is oriented to face the first surface of the mold layer without an intervening electrical component between each of the first electrical components and the first surface of the mold layer, wherein each of one or more of the solderable terminals have a surface that is coplanar with the first surface of the mold layer, and wherein the solderable terminal is a tin-based solder;one or more second electrical components, wherein each of the second electrical components have a second type of terminal that is oriented to face the second surface of the mold layer without an intervening electrical component between each of the second electrical components and the second surface of the mold layer, wherein each of the second type of terminal has a surface that is coplanar with the second surface of the mold layer, and wherein the second type of terminal comprises copper, gold, or aluminum; and one or more conductive through vias formed between the first surface of the mold layer and the second surface of the mold layer. 17. The multi-die package of claim 16, wherein the one or more conductive through vias are via bars, wherein the via bars comprise: a first land pad that has a surface substantially coplanar with a first surface of the mold layer;a second land pad has a surface substantially coplanar with a second surface of the mold layer;a core layer disposed between the first and second land pads; andone or more vias formed through the core layer that electrically couple the first and second land pads. 18. The multi-die package of claim 17, further comprising a second package electrically and mechanically coupled to one or more of the first electrical components and one or more of the conductive vias by solder balls, wherein the package is electrically and mechanically coupled to a substrate by one or more solder balls, and wherein the first electrical components are electrically coupled to the substrate by the second package and one or more of the conductive through vias.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (14)
Mess Leonard E., Ball grid array (BGA) encapsulation mold.
Yamashita,Yoshihisa; Hirano,Koichi; Sugaya,Yasuhiro; Asahi,Toshiyuki; Nakatani,Seiichi, Electronic component built-in module and method of manufacturing the same.
Mostafazadeh Shahram (San Jose CA) Chillara Satya (San Jose CA) Belani Jagdish (Cupertino CA), Semiconductor component package assembly including an integral RF/EMI shield.
Marimuthu, Pandi Chelvam; Suthiwongsunthorn, Nathapong; Shim, Il Kwon; Heng, Kock Liang, Semiconductor device and method of forming an interposer package with through silicon vias.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.