$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

[미국특허] Passivation structure for semiconductor devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-029/872
  • H01L-029/66
  • H01L-029/06
  • H01L-029/16
  • H01L-029/47
  • H01L-029/739
  • H01L-029/744
출원번호 US-0497568 (2014-09-26)
등록번호 US-9991399 (2018-06-05)
발명자 / 주소
  • Mieczkowski, Van
  • Young, Jonathan
  • Zhang, Qingchun
  • Palmour, John Williams
출원인 / 주소
  • Cree, Inc.
대리인 / 주소
    Josephson, Anthony J.
인용정보 피인용 횟수 : 0  인용 특허 : 39

초록

A Schottky diode is disclosed that includes a silicon carbide substrate, a silicon carbide drift layer, a Schottky contact, and a passivation structure. The silicon carbide drift layer provides an active region and an edge termination region about the active region. The Schottky contact has sides an

대표청구항

1. A Schottky diode comprising: a silicon carbide substrate;a silicon carbide drift layer over the silicon carbide substrate and providing an active region and an edge termination region about the active region;a Schottky contact having sides and a top extending between the sides and comprising a Sc

이 특허에 인용된 특허 (39)

  1. Schmid, Christian; Schlenker, Tilman; Zull, Heribert; Paetzold, Ralph; Klein, Markus; Heuser, Karsten, Device comprising an encapsulation unit.
  2. Smith,Richard Peter; Sheppard,Scott T.; Palmour,John Williams, Dielectric passivation for semiconductor devices.
  3. Ward, III, Allan; Henning, Jason Patrick, Environmentally robust passivation structures for high-voltage silicon carbide semiconductor devices.
  4. Singh, Ranbir, Epitaxial edge termination for silicon carbide Schottky devices and methods of fabricating silicon carbide devices incorporating same.
  5. Liao Kuan-Yang,TWX, Fabricating method of a metal gate.
  6. Smith Rosemary L. (667 Adams ; #3 Davis CA 95616) Collins Scott D. (667 Adams ; #3 Davis CA 95616), Formation of silicon nitride by nitridation of porous silicon.
  7. Wu, Yifeng; Zhang, Naiqing; Xu, Jian; Mc Carthy, Lee, Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same.
  8. Chavarkar, Prashant; Smorchkova, Ioulia P.; Keller, Stacia; Mishra, Umesh; Walukiewicz, Wladyslaw; Wu, Yifeng, Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer.
  9. Bencuya Izak (San Jose CA), High voltage transistor having edge termination utilizing trench technology.
  10. Chung, Gilyong; Tin, Chin Che; Williams, John R.; McDonald, Kyle; Ventra, Massimiliano Di; Weller, Robert A.; Pantelides, Sokrates T.; Feldman, Leonard C., Inclusion of nitrogen at the silicon dioxide-silicon carbide interace for passivation of interface defects.
  11. Lipkin Lori A. ; Palmour John Williams, Layered dielectric on silicon carbide semiconductor structures.
  12. Lipkin, Lori A.; Paimour, John Williams, Layered dielectric on silicon carbide semiconductor structures.
  13. Lori A. Lipkin ; John Williams Paimour, Layered dielectric on silicon carbide semiconductor structures.
  14. Shannon John M. (Whyteleafe GB2), Manufacturing electronic devices comprising TFTs and MIMs.
  15. Blanchard Richard A. (Los Altos CA) Cogan Adrian I. (San Jose CA), Method and apparatus for increasing breakdown of a planar junction.
  16. Bencuya Izak (San Jose CA), Method for fabricating high voltage transistor having trenched termination.
  17. Sekiguchi Mitsuru,JPX, Method for making semiconductor device containing low carbon film for interconnect structures.
  18. Belmont Emanuel (Scottsdale AZ) Hughes Henry G. (Scottsdale AZ), Method for passivating a semiconductor junction.
  19. Hower, Philip L.; Li, Eric K., Method for reducing leakage currents in semiconductor devices.
  20. Lipkin, Lori A., Method of N2O annealing an oxide layer on a silicon carbide layer.
  21. Lipkin, Lori A.; Das, Mrinal Kanti; Palmour, John W., Method of N2O growth of an oxide layer on a silicon carbide layer.
  22. Palmour John W., Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures.
  23. Harvey ; III Thomas B. (Scottsdale AZ) Shi Song Q. (Phoenix AZ) So Franky (Tempe AZ), Passivation of organic devices.
  24. Ring, Zoltan; Hagleitner, Helmut; Henning, Jason Patrick; Mackenzie, Andrew; Allen, Scott; Sheppard, Scott Thomas; Smith, Richard Peter; Sriram, Saptharishi; Ward, III, Allan, Passivation of wide band-gap based semiconductor devices with hydrogen-free sputtered nitrides.
  25. Ring, Zoltan; Hagleitner, Helmut; Henning, Jason Patrick; Mackenzie, Andrew; Allen, Scott; Sheppard, Scott Thomas; Smith, Richard Peter; Sriram, Saptharishi; Ward, III, Allan, Passivation of wide band-gap based semiconductor devices with hydrogen-free sputtered nitrides.
  26. Sheppard, Scott T.; Smith, Richard P.; Ring, Zoltan, Passivation of wide band-gap based semiconductor devices with hydrogen-free sputtered nitrides.
  27. Henry Raymond (Paris FR), Pin diode with a thick intrinsic zone and a device comprising such a diode.
  28. Lidow Alexander (Manhattan Beach CA) Herman Thomas (Redondo Beach CA), Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide.
  29. Lipkin Lori A. ; Slater ; Jr. David B. ; Palmour John W., Process for reducing defects in oxide layers on silicon carbide.
  30. Henning, Jason P.; Ward, III, Allan, Reduced leakage power devices by inversion layer surface passivation.
  31. Edmond, John Adam; Thibeault, Brian; Slater, Jr., David Beardsley; Negley, Gerald H.; Mieczkowski, Van Allen, Robust Group III light emitting diode for high reliability in standard packaging applications.
  32. Henning, Jason Patrick; Zhang, Qingchun; Ryu, Sei-Hyung; Agarwal, Anant; Palmour, John Williams; Allen, Scott, Schottky diode.
  33. Allen Tan, Schottky diode with dielectric trench.
  34. Shunichi Endo JP, Semiconductor device having a fluorine-added carbon film as an inter-layer insulating film.
  35. Harris Christopher (Sollentuna SEX) Konstantinov Andrei (Linkoping SEX) Janzen Erik (Borensberg SEX), Semiconductor device having a passivation layer.
  36. Kanaya, Hiroyuki; Morimoto, Toyota; Hidaka, Osamu; Kumura, Yoshinori; Kunishima, Iwao; Iwamoto, Tsuyoshi, Semiconductor device having ferroelectric capacitor and hydrogen barrier film and manufacturing method thereof.
  37. Dev, Alok, Silicon carbide schottky barrier diode and method of making.
  38. Morosawa, Narihiro; Fujimori, Takashige, Thin-film transistor and display device.
  39. Chih-Wei Hsu TW; Chung-Min Liu TW; Ming-Che Kao TW; Ming-Jinn Tsai TW; Pu-Ju Kung TW, Trench MOS device and termination structure.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로