초록 ▼

A gate driving and modulating circuit, for reduced flicker on a display, includes a first discharge circuit and a plurality of interconnected gate drivers. The plurality of gate drivers is electrically coupled to ground through the first discharge circuit. Each of the plurality of gate drivers inclu

A gate driving and modulating circuit, for reduced flicker on a display, includes a first discharge circuit and a plurality of interconnected gate drivers. The plurality of gate drivers is electrically coupled to ground through the first discharge circuit. Each of the plurality of gate drivers includes a second discharge circuit. The gate driving circuit performs a chamfering of a gate signal by being simultaneously discharged through the first discharge circuit and the second discharge circuit.

대표청구항 ▼

1. A gate driving circuit comprising: a first discharge circuit;a plurality of interconnected gate drivers, wherein the plurality of gate drivers is electrically coupled to ground through the first discharge circuit, and wherein each of the plurality of gate drivers comprises a second discharge circ

1. A gate driving circuit comprising: a first discharge circuit;a plurality of interconnected gate drivers, wherein the plurality of gate drivers is electrically coupled to ground through the first discharge circuit, and wherein each of the plurality of gate drivers comprises a second discharge circuit, coupled between a discharge end of each of the plurality of gate drivers and a gate turn-off voltage, and a gate pulse modulation circuit that outputs a gate signal; andwherein when the gate driving circuit performs a chamfering of the gate signal, the gate driving circuit is simultaneously discharged through the first discharge circuit and the second discharge circuits. 2. The gate driving circuit of claim 1, wherein a resistance value of the second discharge circuit exceeds a resistance value of the first discharge circuit. 3. The gate driving circuit of claim 1, wherein each of the plurality of gate drivers further comprises a precharge switch coupled between a gate turn-on voltage and the discharge end of each of the plurality of gate drivers. 4. The gate driving circuit of claim 3, wherein the plurality of interconnected gate drivers is through an electrically-conductive line. 5. The gate driving circuit of claim 4, wherein when the precharge switch is closed by the gate driving circuit, the gate driving circuit is discharged through the first discharge circuit and the gate turn-on voltage precharges a parasitic capacitance of an equivalent resistance formed by the electrically-conductive line between two adjacent discharge ends of the plurality of gate drivers. 6. The gate driving circuit of claim 1, wherein the second discharge circuit further comprises a discharge control switch, and wherein when the gate driving circuit performs the chamfering of the gate signal, the discharge control switch is closed. 7. The gate driving circuit of claim 1, wherein the plurality of gate drivers is cascaded to each other by Wire On Array (WOA). 8. The gate driving circuit of claim 1, wherein the first discharge circuit further comprises a discharge resistor coupled between the plurality of gate drivers and the ground. 9. A gate pulse modulation method, the method comprising: performing a chamfering of a gate driving signal; andoutputting the gate driving signal;wherein the gate driving circuit comprises a first discharge circuit and a plurality of interconnected gate drivers,wherein the plurality of gate drivers is electrically coupled to ground through the first discharge circuit,wherein each of the plurality of gate drivers comprises a second discharge circuit, coupled between a discharge end of each of the plurality of gate drivers and a gate turn-off voltage, and a gate pulse modulation circuit that outputs the gate driving signal, andwherein, when the chamfering of the gate driving signal is performed, the gate driving circuit is simultaneously discharged through the first discharge circuit and the second discharge circuit. 10. The method of claim 9, wherein a resistance value of the second discharge circuit exceeds a resistance value of the first discharge circuit. 11. The method of claim 10, wherein each of the plurality of gate drivers further comprises a precharge switch coupled between a gate turn-on voltage and the discharge end of each of the plurality of gate drivers. 12. The method of claim 11, wherein when the gate driving circuit controls the precharge switch to close, the gate driving circuit is discharged through the first discharge circuit and the gate turn-on voltage precharges a parasitic capacitance of an equivalent resistance formed between two adjacent discharge ends of the plurality of gate drivers. 13. The method of claim 12, wherein the second discharge circuit further comprises a discharge control switch, and wherein when the gate driving circuit performs the chamfering of the gate signal, the discharge control switch is closed. 14. A display device comprising: a display panel; anda gate driving circuit outputted a gate driving signal to the display panel, and wherein the gate driving circuit comprising: a first discharge circuit;a plurality of interconnected gate drivers, wherein the plurality of gate drivers is electrically coupled to ground through the first discharge circuit, and wherein each of the plurality of gate drivers comprises a second discharge circuit, coupled between a discharge end of each of the plurality of gate drivers and a gate turn-off voltage, and a gate pulse modulation circuit that outputs a gate signal; andwherein when the gate driving circuit performs a chamfering of the gate signal, the gate driving circuit is simultaneously discharged through the first discharge circuit and the second discharge circuits. 15. The display device of claim 14, wherein a resistance value of the second discharge circuit exceeds a resistance value of the first discharge circuit. 16. The display device of claim 15, wherein each of the plurality of gate drivers further comprises a precharge switch coupled between a gate turn-on voltage and the discharge end of each of the plurality of gate drivers. 17. The display device of claim 16, wherein the plurality of interconnected gate drivers is through an electrically-conductive line. 18. The display device of claim 17, wherein when the gate driving circuit controls the precharge switch to close, the gate driving circuit is discharged through the first discharge circuit and the gate turn-on voltage VGH precharges a parasitic capacitance of an equivalent resistance formed by the electrically-conductive line between two adjacent discharge ends of the plurality of gate drivers. 19. The display device of claim 18, wherein the second discharge circuit further comprises a discharge control switch, and wherein when the gate driving circuit performs the chamfering of the gate signal, the discharge control switch is closed.