Memory array with flash and random access memory and method therefor, reading data from the flash memory without storing the data in the random access memory
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-012/00
G11C-011/00
G11C-016/10
G06F-013/42
G06F-003/06
G06F-013/38
G06F-012/02
G06F-012/0868
G06F-012/06
출원번호
US-0663099
(2012-10-29)
등록번호
US-10096350
(2018-10-09)
발명자
/ 주소
Walsh, Kevin K.
Gordon, Charles R.
Solheim, Paul R.
Reiland, Jerry D.
Musto, Robert D.
Bigelow, Duane R.
출원인 / 주소
Medtronic, Inc.
인용정보
피인용 횟수 :
0인용 특허 :
25
초록▼
Memory array, system and method for storing data. The memory array has a flash memory array, a random access memory array coupled to the flash memory and configured to receive the data, a memory management module and a data bus. The memory management module is coupled to the random access memory arr
Memory array, system and method for storing data. The memory array has a flash memory array, a random access memory array coupled to the flash memory and configured to receive the data, a memory management module and a data bus. The memory management module is coupled to the random access memory array and to the flash memory array, the memory management module being configured to transfer at least a portion of the data stored in the random access memory array to the flash memory array. The data bus is coupled to the flash memory array and configured to output at least a portion of the data originally stored in the random access memory array from the flash memory array.
대표청구항▼
1. A memory array for storing data, comprising: a flash memory array;a random access memory array operatively coupled to said flash memory, said random access memory and said flash memory configured to receive said data;a memory management module operatively coupled to said random access memory arra
1. A memory array for storing data, comprising: a flash memory array;a random access memory array operatively coupled to said flash memory, said random access memory and said flash memory configured to receive said data;a memory management module operatively coupled to said random access memory array and to said flash memory array, said memory management module being configured to transfer at least a portion of said data stored in said random access memory array to said flash memory array; anda data bus operatively coupled to said flash memory array and configured to output directly said at least a portion of said data in said flash memory array without again storing said output in said random access memory array,wherein said memory management module is configured to receive, from an external controller operatively coupled to said memory array and having firmware configured to control, at least in part, said memory array, an interrupt command generated in response to a detected operation of an implantable medical device. 2. The memory array of claim 1 wherein said random access memory array comprises a static random access memory array. 3. The memory array of claim 1 wherein said flash memory array comprises a plurality of sectors, at least one of said plurality of sectors having a data storage capacity and wherein said memory management module is configured to transfer said at least a portion of said data from said random access memory array to said flash memory array when said at least a portion of said data stored in said random access memory array equals said data storage capacity of said at least one of said plurality of sectors. 4. The memory array of claim 1 wherein said at least a portion of said data corresponds to an event and wherein said memory management module is configured to transfer said at least a portion of said data from said random access memory array to said flash memory array when all of said at least a portion of said data corresponding to said event is stored in said random access memory array. 5. The memory array of claim 4 wherein said event is a completion of storage of a predetermined block of data in said random access memory. 6. The memory array of claim 5 wherein said flash memory array comprises a plurality of sectors, at least one of said plurality of sectors having a data storage capacity. 7. The memory array of claim 6 wherein an amount of data of said predetermined block of data is less than said data storage capacity of said at least one of said plurality of sectors. 8. The memory array of claim 6 wherein an amount of data of said predetermined block of data exceeds said data storage capacity of said at least one of said plurality of sectors. 9. The memory array of claim 8 wherein said memory management module is configured to transfer, from said random access memory to said flash memory, a portion of said predetermined block of data equal to said data storage capacity of said at least one of said plurality of sectors. 10. The memory array of claim 6 wherein a plurality of said predetermined blocks of data corresponding to a plurality of storage events are stored in said random access memory, and wherein said memory management module is configured to transfer, from said random access memory to said flash memory, said plurality of said predetermined blocks of data to said flash memory when an amount of said data of said plurality of predetermined blocks of data is at least said data capacity of said at least one of plurality of sectors. 11. A system, comprising: a memory array for storing data, comprising:a flash memory array;a random access memory array operatively coupled to said flash memory, said random access memory and said flash memory configured to receive said data;a memory management module operatively coupled to said random access memory array and to said flash memory array, said memory management module being configured to transfer at least a portion of said data stored in said random access memory array to said flash memory array; anda data bus operatively coupled to said flash memory array and configured to output directly said at least a portion of said data in said flash memory array without again storing said output in said random access memory array; andan external controller operatively coupled to said memory array and having firmware configured to control, at least in part, said memory array, wherein said external controller is configured to:detect an operation of an implantable medical device; andupon detecting said operation of the implantable medical device, issue an interrupt command to said memory management module. 12. The system of claim 11 wherein said random access memory array comprises a static random access memory array. 13. The system of claim 11 wherein said flash memory array comprises a plurality of sectors, at least one of said plurality of sectors having a data storage capacity and wherein said memory management module is configured to transfer said at least a portion of said data from said random access memory array to said flash memory array when said at least a portion of said data stored in said random access memory array equals said data storage capacity of said at least one of said plurality of sectors. 14. The system of claim 11 wherein said at least a portion of said data corresponds to an event and wherein said memory management module is configured to transfer said at least a portion of said data from said random access memory array to said flash memory array when all of said at least a portion of said data corresponding to said event is stored in said random access memory array. 15. The system of claim 14 wherein said event is a completion of storage of a predetermined block of data in said random access memory. 16. The system of claim 15 wherein said flash memory array comprises a plurality of sectors, at least one of said plurality of sectors having a data storage capacity. 17. The system of claim 16 wherein an amount of data of said predetermined block of data is less than said data storage capacity of said at least one of said plurality of sectors. 18. The system of claim 16 wherein an amount of data of said predetermined block of data exceeds said data storage capacity of said at least one of said plurality of sectors. 19. The system of claim 18 wherein said memory management module is configured to transfer, from said random access memory to said flash memory, a portion of said predetermined block of data equal to said data storage capacity of said at least one of said plurality of sectors. 20. The system of claim 16 wherein a plurality of said predetermined blocks of data corresponding to a plurality of storage events are stored in said random access memory, and wherein said memory management module is configured to transfer, from said random access memory to said flash memory, said plurality of said predetermined blocks of data to said flash memory when an amount of said data of said plurality of predetermined blocks of data is at least said data capacity of said at least one of plurality of sectors. 21. The system of claim 11, wherein said interrupt command is a pause command, and wherein said memory management module is configured to pause at least one of said transfer or said output in response to said pause command received from said external controller. 22. The system of claim 11, wherein said interrupt command is an abort command, wherein said memory management module is configured to abort at least one of said transfer or said output in response to said abort command received from said external controller. 23. The system of claim 11 wherein, in the event of a fault condition, said memory management module is configured to issue a request for assistance in resolving said fault condition from said external controller. 24. A method of storing data in a memory array, comprising: receiving said data in a random access memory array;transferring at least a portion of said data stored in said random access memory array to a flash memory array;outputting directly on a data bus said at least a portion of said data in said flash memory array without again storing said output in said random access memory array; andreceiving, from an external controller operatively coupled to said memory array and having firmware configured to control, at least in part, said memory array, an interrupt command, said interrupt command generated in response to a detected operation of an implantable medical device. 25. The method of claim 24: wherein said flash memory array comprises a plurality of sectors, at least one of said plurality of sectors having a data storage capacity; andwherein said transferring said at least a portion of said data from said random access memory array to said flash memory array step occurs when said at least a portion of said data stored in said random access memory array equals said data storage capacity of said at least one of said plurality of sectors. 26. The method of claim 24: wherein said at least a portion of said data corresponds to an event; andwherein said transferring said at least a portion of said data from said random access memory array to said flash memory array step occurs when all of said at least a portion of said data corresponding to said event is stored in said random access memory array. 27. The method of claim 26 wherein said event is a completion of storage of a predetermined block of data in said random access memory. 28. The method of claim 27 wherein said flash memory array comprises a plurality of sectors, at least one of said plurality of sectors having a data storage capacity. 29. The method of claim 28 wherein said amount of data of said predetermined block of data is less than said data storage capacity of said at least one of said plurality of sectors. 30. The method of claim 28 wherein an amount of data of said predetermined block of data exceeds said data storage capacity of said at least one of said plurality of sectors. 31. The method of claim 30 wherein said transferring step transfers, from said random access memory to said flash memory, a portion of said predetermined block of data equal to said data storage capacity of said at least one of said plurality of sectors. 32. The method of claim 28: wherein a plurality of said predetermined blocks of data corresponding to a plurality of storage events are stored in said random access memory; andwherein said transferring step transfers, from said random access memory to said flash memory, said plurality of said predetermined blocks of data to said flash memory when an amount of said data of said plurality of predetermined blocks of data is at least said data capacity of said at least one of plurality of sectors. 33. The method of claim 24 wherein at least one of said receiving step, said transferring step and said outputting step is paused in response to said interrupt command from said external controller. 34. The method of claim 24 wherein at least one of said receiving step, said transferring step and said outputting step is aborted in response to said interrupt command from said external controller. 35. The method of claim 24 further comprising the step of issuing, in the event of a fault condition, a request for assistance in resolving said fault condition to said external controller. 36. The system of claim 11, wherein said operation of said implantable medical device is a transmission of information between said implantable medical device and an external device.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (25)
Ghercioiu, Marius; Hedesiu, Horea; Folea, Silviu; Crisan, Gratian I.; Ceteras, Ciprian; Monoses, Ioan, Deployment and execution of a graphical program on an embedded device from a PDA.
Richard D. Pashley ; Mark D. Winston ; Owen W. Jungroth ; David J. Kaplan, Integrated circuit memory and method for transferring data using a volatile memory to buffer data for a nonvolatile memory array.
Moberg, Sheldon B.; Hanson, Ian B.; Talbot, Cary D.; Ireland, Jeffrey, Methods and apparatuses for detecting medical device acceleration, temperature, and humidity conditions.
Kaki Kenichi,JPX ; Katayama Kunihiro,JPX ; Tsunehiro Takashi,JPX, Semiconductor disk storage apparatus including a write buffer memory in which instructions are sequentially fed to a plurality of flash memories to continuously write sectors of data in an overlapped.
Kaki Kenichi (Yokohama JPX) Katayama Kunihiro (Yokohama JPX) Tsunehiro Takashi (Ebina JPX), Semiconductor storage device including a controller for continuously writing data to and erasing data from a plurality o.
Li, Shaojie; Nguyen, Truc, System and method to support out-band storage subsystem management via SCSI bus when operating power to a computer system is off.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.