Generating physically aware network-on-chip design from a physical system-on-chip specification
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04L-012/24
H04L-012/933
출원번호
US-0743865
(2015-06-18)
등록번호
US-10218580
(2019-02-26)
발명자
/ 주소
Chopra, Rajesh
Lin, Yang-Trung
Kumar, Sailesh
출원인 / 주소
NETSPEED SYSTEMS
대리인 / 주소
Procopio, Cory, Hargreaves & Savitch LLP
인용정보
피인용 횟수 :
0인용 특허 :
115
초록▼
Different example implementations of the present disclosure relates to methods and computer readable mediums for automatically generating physically aware NoC design and physically aware NoC Specification based on one or more of given SoC architectural details, physical information of SoC, traffic s
Different example implementations of the present disclosure relates to methods and computer readable mediums for automatically generating physically aware NoC design and physically aware NoC Specification based on one or more of given SoC architectural details, physical information of SoC, traffic specification, power profile and one or more constraints. The method includes steps of receiving input information, determining the location/position of different NoC agents, interconnecting channels, pins, I/O interfaces, physical/virtual boundaries, number of layers, size/depth/width of different channels at different time, and locating/configuring the different NoC agents, interconnecting channels, pins, I/O interfaces, and physical/virtual boundaries.
대표청구항▼
1. A method, comprising: automatically generating a physically aware Network on Chip (NoC) design, based on a System on Chip (SoC) architecture, physical information of the SoC and SoC traffic specification;automatically generating physical information associated with one or more elements of the NoC
1. A method, comprising: automatically generating a physically aware Network on Chip (NoC) design, based on a System on Chip (SoC) architecture, physical information of the SoC and SoC traffic specification;automatically generating physical information associated with one or more elements of the NoC design;updating the physical information of the SoC based on the physical information associated with the one or more elements of the NoC design; andgenerating a SoC from the updated physical information of the SoC; wherein the automatically generating the physically aware NoC design comprises: using the physical SoC information and the SoC traffic specification to automatically generate one or more NoC bridges, one or more NoC routers and one or more NoC channels at allowable SoC physical positions,configuring orientations and interface signals for the one or more NoC routers based on placement of the one or more NoC routers at the allowable SoC physical positions, andinterconnecting SoC agents, the one or more NoC routers, and the one or more NoC bridges with the one or more NoC channels such that performance requirements from the SoC traffic specification are satisfied. 2. The method of claim 1, wherein the physical information of the SoC comprises at least one of: silicon fabrication technology information, SoC floorplan information, and SoC wire information. 3. The method of claim 1 wherein the physical information of the SoC comprises at least one of: timing information of SoC agents, clock domain information of one or more wires and one or more NoC elements, timing constraints, input signal driver strength and output signal loading. 4. The method of claim 1, wherein the physical information of the SoC comprises at least one of: power grid information of the SoC, voltage domain information and power domain information of associated SoC agents of the SoC, and physical information of power domains and voltage domains available for NoC usage. 5. The method of claim 1, wherein the automatically generating the physically aware NoC design comprises: using wire information, timing information and clock information of the physical information of the SoC to automatically assign clock domains and clock frequencies to the one or more elements of the NoC design;determining clock domains and clock frequencies for NoC channels of the NoC design; anddetermining a number of register stages needed on each of the NoC channels to meet timing and performance based on clock domain properties, clock frequency, and wire properties of the each of the NoC channels. 6. The method of claim 1, wherein the automatic generation of the physically aware NoC design further comprises: using power information and voltage information of the physical information of the SoC, power states, power activities and the SoC traffic specification to automatically assign voltage domains and power domains to the one or more elements of the NoC design that meets power domain and voltage domain constraints and reduces overall NoC power consumption. 7. The method of claim 1, further comprising: for one or more constraint violations occurring during the automatically generating the physically aware NoC design, generating feedback indicating the one or more constraint violations and generating one or more suggestions for modifying an input physical specification. 8. The method of claim 1, wherein the automatically generating of the physical information associated with the one or more elements of the NoC design comprises: generating physical information of the one or more elements of the NoC design in a computer readable format; andgenerating timing constraints of the NoC design, physical synthesis scripts, and power intent information in a computer readable format. 9. The method of claim 8, further comprising combining the physical information associated with the one or more elements of the NoC design with the physical information of the SoC. 10. A non-transitory computer readable medium, storing instructions for executing a process, the instructions comprising: automatically generating a physically aware Network on Chip (NoC) design, based on a System on Chip (SoC) architecture, physical information of the SoC and SoC traffic specification;automatically generating physical information associated with one or more elements of the NoC design;updating the physical information of the SoC based on the physical information associated with the one or more elements of the NoC design; andgenerating a SoC from the updated physical information of the SoC; wherein the automatically generating the physically aware NoC design comprises: using the physical SoC information and the SoC traffic specification to automatically generate one or more NoC bridges, one or more NoC routers and one or more NoC channels at allowable SoC physical positions;configuring orientations and interface signals for the one or more NoC routers based on placement of the one or more NoC routers at the allowable SoC physical positions, andinterconnecting SoC agents, the one or more NoC routers, and the one or more NoC bridges with the one or more NoC channels such that performance requirements from the SoC traffic specification are satisfied. 11. The non-transitory computer readable medium of claim 10, wherein the physical information of the SoC comprises at least one of: silicon fabrication technology information, SoC floorplan information, and SoC wire information. 12. The non-transitory computer readable medium of claim 10 wherein the physical information of the SoC comprises at least one of: timing information of SoC agents, clock domain information of one or more wires and one or more NoC elements, timing constraints, input signal driver strength and output signal loading. 13. The non-transitory computer readable medium of claim 10, wherein the physical information of the SoC comprises at least one of: power grid information of the SoC, voltage domain information and power domain information of associated SoC agents of the SoC, and physical information of power domains and voltage domains available for NoC usage. 14. The non-transitory computer readable medium of claim 10, wherein the automatically generating the physically aware NoC design comprises: using wire information, timing information and clock information of the physical information of the SoC to automatically assign clock domains and clock frequencies to the one or more elements of the NoC design;determining clock domains and clock frequencies for NoC channels of the NoC design; anddetermining a number of register stages needed on each of the NoC channels to meet timing and performance based on clock domain properties, clock frequency, and wire properties of the each of the NoC channels. 15. The non-transitory computer readable medium of claim 10, wherein the automatic generation of the physically aware NoC design further comprises: using power information and voltage information of the physical information of the SoC, power states, power activities and the SoC traffic specification to automatically assign voltage domains and power domains to the one or more elements of the NoC design that meets power domain and voltage domain constraints and reduces overall NoC power consumption. 16. The non-transitory computer readable medium of claim 10, wherein the instructions further comprise: for one or more constraint violations occurring during the automatically generating the physically aware NoC design, generating feedback indicating the one or more constraint violations and generating one or more suggestions for modifying an input physical specification. 17. The non-transitory computer readable medium of claim 10, wherein the automatically generating of the physical information associated with the one or more elements of the NoC design comprises: generating physical information of the one or more elements of the NoC design in a computer readable format; andgenerating timing constraints of the NoC design, physical synthesis scripts, and power intent information in a computer readable format. 18. The non-transitory computer readable medium of claim 17, wherein the instructions further comprise combining the physical information associated with the one or more elements of the NoC design with the physical information of the SoC.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (115)
Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
Hahn Jong Seok,KRX ; Sim Won Sae,KRX ; Hahn Woo Jong,KRX ; Yoon Suk Han,KRX, Adaptive routing controller of a crossbar core module used in a crossbar routing switch.
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
Miller,Ian D.; Harris,Jonathan C., Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languages.
Kumar, Sailesh; Norige, Eric; Raponi, Pier Giorgio, Automatic power domain and voltage domain assignment to system-on-chip agents and network-on-chip elements.
Agrawal Rakesh ; Gehrke Johannes Ernst ; Gunopulos Dimitrios ; Raghavan Prabhakar, Automatic subspace clustering of high dimensional data for data mining applications.
Thubert, Pascal; Le Faucheur, Francois Laurent; Levy-Abegnoli, Eric M., Forwarding packets to a directed acyclic graph destination using link selection based on received link metrics.
Kaushal, Rimu; Gangwar, Anup; Pusuluri, Vishnu Mohan; Kumar, Sailesh, Hardware and software enabled implementation of power profile management instructions in system on chip.
Flaig Charles M. (Pasadena CA) Seitz Charles L. (San Luis Rey CA), Inter-computer message routing system with each computer having separate routinng automata for each dimension of the net.
Fuhrmann Amir Michael ; Rakib Selim Shlomo ; Azenkot Yehuda, Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant.
Hilgendorf Rolf B. (Boeblingen DEX) Schlipf Thomas (Holzgerlingen DEX), Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnecte.
Okhmatovski, Vladimir; Yuan, Mengtao; Phelps, Rodney, Method and apparatus for broadband electromagnetic modeling of three-dimensional interconnects embedded in multilayered substrates.
Williams, Jr., John J.; Dejanovic, Thomas; Michelson, Jonathan E., Method and apparatus for using barrier phases to limit packet disorder in a packet switching system.
James David V. ; North Donald N. ; Stone Glen D., Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system.
Levin Vladimir K.,RUX ; Karatanov Vjacheslav V.,RUX ; Jalin Valerii V.,RUX ; Titov Alexandr,RUX ; Agejev Vjacheslav M.,RUX ; Patrikeev Andrei,RUX ; Jablonsky Sergei V.,RUX ; Korneev Victor V.,RUX ; M, Method for deadlock-free message passing in MIMD systems using routers and buffers.
Kalmanek, Jr., Charles Robert; Lauck, Anthony G; Ramakrishnan, Kadangode K., Method for determining non-broadcast multiple access (NBMA) connectivity for routers having multiple local NBMA interfaces.
Bruce,Alistair Crone; Mathewson,Bruce James; Harris,Antony John, Method of arbitrating between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit of a data processing apparatus.
Kodialam, Muralidharan S.; Lakshman, Tirnuell V.; Sengupta, Sudipta, Multicast routing with service-level guarantees between ingress egress-points in a packet network.
Hoover, Russell D.; Kriegel, Jon K.; Mejdrich, Eric O.; Shearer, Robert A., Network on chip with a low latency, high bandwidth application messaging interconnect.
Mejdrich, Eric O.; Schardt, Paul E.; Shearer, Robert A.; Tubbs, Matthew R., Performance event triggering through direct interthread communication on a network on chip.
Koza John R. ; Andre David ; Tackett Walter Alden, Simultaneous evolution of the architecture of a multi-part program while solving a problem using architecture altering operations.
Gangwar, Anup; Pusuluri, Vishnu Mohan; Kongetira, Poonacha; Kumar, Sailesh, Specification for automatic power management of network-on-chip and system-on-chip.
Pleshek, Ronald A.; Webb, III, Charles A.; Cheney, Keith E.; Hilton, Gregory S.; Abkowitz, Patricia A.; Thakkar, Arun K.; Thaker, Himanshu M., Superset packet forwarding for overlapping filters and related systems and methods.
Prasad,Roy V.; Horng,Chi Song; Ramanujam,Ram S., System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections.
Birrittella Mark S. (Chippewa Falls WI) Kessler Richard E. (Eau Claire WI) Oberlin Steven M. (Chippewa Falls WI) Passint Randal S. (Chippewa Falls WI) Thorson Greg (Altoona WI), System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic.
Jayasimha, Doddaballapur N.; Chan, Jeremy; Tomlinson, Jay S., Use of common data format to facilitate link width conversion in a router with flexible link widths.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.