최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기電子工學會論文誌. Journal of the Institute of Electronics Engineers of Korea. SD, 반도체, v.42 no.2 = no.332, 2005년, pp.57 - 64
심은성 (숭실대학교 컴퓨터학과) , 이정민 (숭실대학교 컴퓨터학과) , 이찬영 (숭실대학교 컴퓨터학과) , 장훈 (숭실대학교 컴퓨터학과)
In this paper, we develop the common CAD tool that creates the automatically BIST IP by user settings for the convenient test of embedded memory. Previous tools have defect that when memory model is changed, BIST IP must re-designed depending on memory model because existing tools is limited the wid...
IEEE Stndard 1149.1-1990, 'IEEE Standards Test Access Port and boundary-scan Architecture,' IEEE Standards Board, New York, 1990
Test Technology Standards Committee, 'IEEE Standard Test Access Port and Boundary-Scan Architecture,' IEEE Computer Society Press, 1993
Braden, J., Lin, Q. and Smith, B., 'Use of BIST in Sun FireTM servers,' In Proc. International Test Conference. pp. 1017-1022, 2001
Daehan Youn, Ohyoung Song, Hoon Chang, 'Design-for-testability of the FLOVA,' In Proceedings of the Second IEEE Asia Pacific Conference, pp. 28-30, 2000
Memory BistCoreTM User's Reference Manual, GeneSys TestWare, Revision 14, June, 1998
Hamdioui, S., A. J. van de Goor., 'Efficient Tests for Realistic Faults in Dual-Port SRAMs,' IEEE Transactions on, Computers, pp. 460-473, 2002
※ AI-Helper는 부적절한 답변을 할 수 있습니다.