최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기정보과학회논문지. Journal of KIISE. 시스템 및 이론, v.34 no.2, 2007년, pp.57 - 64
This paper proposed the low power texture cache for mobile 3D graphics accelerators. It is very important to reduce the leakage power in the standby mode for mobile 3D graphics accelerators and the memory access latency of texture mapping in the active mode which needs a large memory bandwidth. The ...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
J. Euh, J. Chittamuru, and W. Burleson, 'Power-aware 3D computer graphics rendering,' Journal of VLSI Signal Processing 39, pp. 15-33, 2005
H. Igehy, M. Eldridge, and K. Proudfoot, 'Prefetching in a texture cache architecture,' In Proceedings of 1998 SIGGRAPH/Eurographics Workshop on Graphics Hardware, pp. 133-142, Aug. 1998
Rakhmatov and S. Vrudhula, 'Battery Conscious Task Sequencing for Portable Devices Including Voltage/Clock Scaling,' DAC02
W.C. Kwon and T Kim, 'Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors,' DAC03
K. Flautner and D. Flynn, 'A combined hardware-software approach for low-power SoCs: applying adaptive voltage scaling and intelligent energy management software,' DesignCon 2003 System-on-Chip and ASIC Design Conference, 2003
Intel, 'Trends and Challenges in High-Performance Microprocessor Design,' Electronics Design Process 2004, Key note speech. April 2004
W. Zhang, et. al., 'Compiler-directed instruction cache leakage optimization,' MICRO'02, 2002
N.S. Kim, K. Flautner, D. Blaauw, and T Mudge, 'Drowsy Instruction Caches: Leakage Power Reduction using Dynamic Voltage Scaling and Cache Sub-bank Prediction,' MICRO'02, 2002
M.D. Powell, S.-H. Yang, B. Falsafi, K. Roy, and TN. Vijaykumar, 'Gated- Vdd: A circuit technique to reduce leakage in deep-submicron cache memories,' ISLPED, pp.90-95, 2000
H. Makino, et. al., 'A low power SRAM using auto-back-gate-controlled MT-CMOS,' ISLPED, pp.293-298, 1998
J.J. Li and Y.S. Hwang, 'Snug set associative caches: Reducing leakage power while improving performance,' ISLPED'05, pp.345-350, Aug. 2005
T Akenine- Mller and J. Strm, 'Graphics for the Masses- A hardware rasterization architecture for mobile phones,' ACM Trans. on Graphics, pp. 801-808, July 2003
S. Kaxiras, Z. Hu, and M. Martonosi, 'Cache decay: exploiting generational behavior to reduce cache leakage power
Quake III game Engine, http://www.idsoftware.com/games/quake/quake3-arena
MESA project, http://www.mesa3d.org/
T. Akenine-Moller and E. Haines, Real-time rendering, second ed. A K Peters, Ltd. 2002
C. Lee, M. Potkonjak, and W.H. Mangione-Smith. 'MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems,' 30th Annual Int. Symp, on Microarchitecture, 1997, pp. 330-335
C.H. Kim and L.S. Kim, 'Adaptive selection of an index in a texture cache,' in Proc. Int. Conf, Computer Design, Oct. 2004, pp. 295-300
※ AI-Helper는 부적절한 답변을 할 수 있습니다.