최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기電子工學會論文誌. Journal of the Institute of Electronics Engineers of Korea. SD, 반도체, v.47 no.12 = no.402, 2010년, pp.39 - 47
This paper proposes a fully-utilized block-based 2D DWT architecture, which consists of four 1D DWT filters with two-channel QMF PR Lattice structure. For 100% hardware utilization, we propose a new method which processes four input values at the same time. On the contrary to the image-based 2D DWT ...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
Iain E. G. Richardson, "H.264 and MPEG-4 Video Compression," John Willey & Sons, 2003.
S. Mallat, "A theory for multiresolution signal decomposition: The wavelet representation," IEEE Trans. Pattern Anal. and Machine Intell., vol.11, no.7, pp.674-693, 1989.
T. Ryan, L. Sanders, H. Fisher, and A. Iverson, "Image compression by texture modeling in the wavelet domain," IEEE Trans. Image Process., vol.5, pp.26-36, 1996.
A. Skodras, C. Christopoulos, and T. Ebrahimi, "JPEG2000: The Upcoming Still Image Compression Standard," Proceedings of 11th conf. of Pattern Recognition, pp.359-366, 2000.
M. Vishwanath, R. Owens, and M. Irwin, "VLSI architectures for the discrete wavelet transform," IEEE Trans. CAS-II, vol.42, no.5, pp.305-316, 1995.
T. Denk and K. Pahri, "VLSI architectures for Lattice structure based orthogonal discrete wavelet transform," IEEE Trans. CAS-II, vol.44, no.2, pp.129-132, 1997.
A. Lewis and G. Knowles, "VLSI architecture for 2D Daubechies wavelet transform without multipliers," Electron. Lett., vol.27, no.2, pp.171-173, 1997.
S. Paek and L. Kim, "2D DWT VLSI architecture for wavelet image processing," Electron.Lett., vol.34, no.6, pp.537-538, 1998.
J. Kim, Y. Lee, T. Isshiki, and H. Kunieda, "Scalable VLSI architecture for lattice structure-based discrete wavelet transform," IEEE Trans. CAS-II, vol.45, no.8, pp.1031-1043, 1998.
C. Yu and S. Chen, "Design of an efficient VLSI architecture for 2D discrete wavelet transforms," IEEE Trans. Consumer Elect., vol.45, no.1, pp.135-140, 1999.
F. Marino, "A Double-Face Bit-serial Architecture for the 1D Discrete Wavelet Transform," IEEE Trans. on Circuits & Systems II-Analog & Digital Signal Preocessing, vol.47, no.1, pp.65-71, 2000.
T. Park and S. Jung, "High Speed Lattice Based VLSI Architecture of 2D Discrete Wavelet Transform for Real-Time video Signal Processing," IEEE Trans. on Consumer Electronics, vol.48, no.4, pp.1026-1032, 2002.
P. Vaidyanathan, "Multirate systems and filter banks", Prentice-Hall, 1993.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.