최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기IEIE Transactions on Smart Processing and Computing, v.3 no.6, 2014년, pp.410 - 415
Nga, Truong Thi Kim (College of Information and Communication Engineering, Sungkyunkwan University) , Park, Hyung-Gu (College of Information and Communication Engineering, Sungkyunkwan University) , Lee, Kang-Yoon (College of Information and Communication Engineering, Sungkyunkwan University)
This paper presents a new rectifier with a bootstrapping technique to reduce the effective drop voltage. An all-digital delay locked loop (ADDLL) circuit was also applied to prevent the reverse leakage current. The proposed rectifier uses NMOS diode connected instead of PMOS to reduce the design siz...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
T. Le, J. Han, A. von Jouanne, K. Mayaram, and T. Fiez, "Piezoelectric micro-power generation interface circuits," IEEE Journal of Solid-State Circuits, vol. 41, no. 6, pp. 1411-1420, June 2006.
Young-Jin Moon, Yong-Seong Roh, Changsik Yoo and Dong-Zo Kim, "A 3.0-W Wireless Power Receiver Circuit with 75-% Overall Efficiency," 2012 IEEE Asian - Solid State Circuits Conference (ASSCC), pp. 97 - 100, Nov. 2012.
Saeid Hashemi, Mohamad Sawan and Yvon Savaria, "Fully-Integrated Low-Voltage High-Efficiency CMOS Rectifier for Wirelessly Powered Devices", NEWCAS-TAISA '09, pp. 1-4, June 28-July 1, 2009.
Hucheng Sun, Zheng Zhong and Yong-Xin Guo, "An Adaptive Reconfigurable Rectifier for Wireless Power Transmission", IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 23, NO. 9, Sep. 2013.
Y. Okajima, M. Taguchi, M. Yanagawa, K. Nishimura, and O. Hamada, "Digital delaylocked loop and design technique for high-speed synchronous interface," IEICE Trans. Electron, vol. E79-C, pp. 798-807, Jun. 1996.
B. W. Garlepp, K. S. Donnelly, J. Kim, P. S. Chau, J. L. Zerbe, C. Huang, C. V. Tran, C. L. Portmann, D. Stark, Y.-F. Chan, T. H. Lee, and M. A. Horowitz, "A portable digital DLL for high-speed CMOS interface circuits," IEEE J. Solid-State Circuits, vol. 34, pp. 632-644, May 1999.
Jong-Chern Lee, Sin-Hyun Jin, Dae-Suk Kim, Young-Jun Ku, Chul Kim, Byung-Kwon Park, Hong-Gyeom Kim, Seong-Jun Ahn, Jae-Jin Lee, Sung-Joo Hong, "A Low-Power Small-Area Open Loop Digital DLL for 2.2Gb/s/pin 2Gb DDR3 SDRAM", IEEE Asian Solid-State Circuits Conference, November 14-16, 2011.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
출판사/학술단체 등이 한시적으로 특별한 프로모션 또는 일정기간 경과 후 접근을 허용하여, 출판사/학술단체 등의 사이트에서 이용 가능한 논문
※ AI-Helper는 부적절한 답변을 할 수 있습니다.