최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기Journal of semiconductor technology and science, v.15 no.5, 2015년, pp.504 - 510
Cho, Seong-Jin (School of Electrical and Electronics Eng., Chung-Ang University) , Kim, Ju Eon (School of Electrical and Electronics Eng., Chung-Ang University) , Shin, Dong Ho (School of Electrical and Electronics Eng., Chung-Ang University) , Yoon, Dong-Hyun (School of Electrical and Electronics Eng., Chung-Ang University) , Jung, Dong-Kyu (School of Electrical and Electronics Eng., Chung-Ang University) , Jeon, Hong Tae (School of Electrical and Electronics Eng., Chung-Ang University) , Lee, Seok (Korea Institute of Science and Technology (KIST)) , Baek, Kwang-Hyun (School of Electrical and Electronics Eng., Chung-Ang University)
This paper presents a power and area efficient SAR ADC for multi-channel near threshold-voltage (NTV) applications such as neural recording systems. This work proposes a split dual-capacitive-array (S-DCA) structure with shifted input range for ultra low-switching energy and architecture of multi-ch...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
Zou, X., Liew, W.-S., Yao, L., Lian Y., "A 1V 22uW 32-Channel Implantable EEG Recording IC," Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 126-127, Feb., 2010.
D. Han, Y. Zheng, R. Rajkumar, G. Dawe, M. Je, "A 0.45V 100-Channel Neural-Recording IC with Sub- ${\mu}$ W/Channel Consumption in 0.18 ${\mu}$ m CMOS," Solid-State Circuits Conference, 2013. ISSCC 2013. Digest of Technical Papers. IEEE International,, pp. 290-291, Feb., 2013.
W. S. Liew, X. Zou and Y. Lian, "A 0.5-V 1.13-uW/Channel Neural Recording Interface with Digital Multiplexing Scheme," in Proc. ESSCIRC 2011, pp. 219-222, Sep., 2011.
Tai, H., Hu, Y., Chen, H., and Chen, H. "A 0.85 fJ/conversion-step 10b 200 kS/s subranging SAR ADC in 40 nm CMOS," IEEE ISSCC Dig. Tech. Pap., San Francisco, CA, USA, pp. 196-197, Feb., 2014.
Liew, W.-S., Zou, X., Yao, L., and Lian Y., "A 1-V 60 ${\mu}$ W 16-Channel Interface Chip for Implantable Neural Recording," IEEE Custom Integrated Circuits Conf., San Jose, CA, USA, pp. 507-510, Sep., 2009.
Hariprasath, V., Guerber, J., Lee, S.-H., and Moon, U.-K. "Merged capacitor switching based SAR ADC with highest switching energy efficiency," Electron. Lett., vol.46, no.9, pp.620-621, Apr., 2010.
Hu, W., Liu, Y.T., Nguyen, T., Lie, D.Y.C., Ginsburg, B.P. "An 8-Bit Single-Ended Ultra-Low-Power SAR ADC With a Novel DAC Switching Method and a Counter-Based Digital Control Circuitry," Circuits and Systems I, IEEE Trans. on, vol.60, no.7, pp. 1726-1739, July, 2013.
Yip, M., Chandrakasan, A.P. "A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1V Power Scalable SAR ADC for Sensor Applications," IEEE J. Solid State Circuits, vol.48, no.6, pp.1453-1464, June, 2013.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.