최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기전기학회논문지 = The Transactions of the Korean Institute of Electrical Engineers, v.67 no.11, 2018년, pp.1447 - 1454
이재도 (Korea Institute of Nuclear Safety) , 차한주 (Dept. of Electrical Engineering Chungnam National University)
In this paper, the design of robust DSC-PLL(Delayed Signal Cancellation Phase Locked Loop) is proposed for coping with frequency variation. This method shows significant performance for detection of fundamental positive sequence component voltage when the grid voltage is polluted by grid unbalance a...
D. W. P. Thomas and M. S. Woolfson, "Evaluation of frequency tracking methods", IEEE Trans. Power Delivery, vol. 16, pp. 367-371, July 2001.
Digital PLL control for grid connected solar power system, KIEE Trans, pp. 562-568, Sept 2004.
S. K. Chung, "A phase tracking system for three phase utility interface inverters", IEEE Trans, Power Electron., vol. 15, no. 3, pp. 431-438, May 2000.
"Grid harmonics and Voltage Unbalance Effect Elimination for Three-Phase PLL Grid Synchronization Algorithm", Energy Conversion Congress and Exposition (ECCE), 2013 IEEE, Sept. 2013, pp. 3299-3304.
P. Rodiruez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgo, and D. Boroyevinh, "Decoupled Doubled Synchronous Reference Frame PLL for Power Converters Control", IEEE Trans. Power Electron., vol. 22, pp. 584-592, May 2007.
P. Rodriguez, A. Luna, I. Candela, R. Teodorescu, and F. Blaabjerg, "Grid Synchronization of Power Converters using Multiple Second Order Generalized Integrators", Industrial Electronics, 2008. IECON 2008. 34th Annual Conference of IEEE ,Nov.2008, pp.755-760.
M. K. Ghartemani, M. R. Iravani, "A method for synchronization of power electronic converters in polluted and variable-frequency environments", IEEE Trans. Power Syst., vol. 19, No. 3, Aug. 2004.
Ziwen Yao, "Fundamental Phasor Calculation With Short Delay", IEEE Trans. Power Del., vol. 23, pp. 1280-1287, July. 2008.
J. Svensson, M. Bongiorno and A. Sannino, "Practical implementation of delayed signal cancellation method for phase-sequence separation", IEEE Trans. Power Del., vol. 22, no 1, pp. 18-26, Jan. 2007.
Y. F. Wang and Y. W. Li, "Grid Synchronization PLL Based on Cascaded Delayed Signal Cancellation", IEEE Trans. Power Electron., vol. 26, pp. 1987-1997, July 2011.
Y.F. Wang and Y. W. Li, "Analysis and Digital Implementation of Cascaded Delayed-Signal-Cancellation PLL", IEEE Trans. Power Electron, vol. 26, pp. 1067-1080, April 2011.
Qicheng Huang and Kaushik Rajashekara "An Improved Delayed Signal Cancellation PLL for Fast Grid Synchronization under Distorted and Unbalanced Grid Condition", IEEE Trans. on Industry Applications, vol. 53, pp. 4985-4997, October 2017.
Jongmin Jo, Byung-Moon Han, Hanju Cha "FPGA based DSC-PLL for grid harmonics and voltage unbalance effect elimination", 2015 IEEE Applied Power Electronics Conference and Exposition (APEC) pp. 2212-2216, 2015.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.