Zigang Xiao
(Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA)
,
Yuelin Du
(Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA)
,
Hongbo Zhang
(Synopsys Inc., Hillsboro, OR, USA)
,
Wong, Martin D. F.
(Dept. of Electr. & Comput. Eng., Univ. of Illinois at Urbana-Champaign, Urbana, IL, USA)
Double patterning lithography (DPL) technologies have become a must for today's sub-32 nm technology nodes. Currently, there are two leading DPL technologies: self-aligned double patterning (SADP) and litho-etch-litho-etch (LELE). Among them, SADP has the significant advantage over LELE in its abili...
Double patterning lithography (DPL) technologies have become a must for today's sub-32 nm technology nodes. Currently, there are two leading DPL technologies: self-aligned double patterning (SADP) and litho-etch-litho-etch (LELE). Among them, SADP has the significant advantage over LELE in its ability to avoid overlay, making it the likely DPL candidate for the next technology node of 14 nm. In any DPL technology, layout decomposition is the key problem. While the layout decomposition problem for LELE has been well studied in the literature, only a few attempts have been made to address the SADP layout decomposition problem. In this paper, we present a polynomial time exact (optimal) algorithm to determine if a given layout has SADP decompositions that do not have any overlay at specified critical edges. The previous approaches tried to minimize the total overlay of a given layout, which may be a problematic objective. Furthermore, all previous exact algorithms were computationally expensive exponential time algorithms based on SAT or ILP. Other previous algorithms for the problem were heuristics without having any guarantee that an overlay-free solution can be found even if one exists.
Double patterning lithography (DPL) technologies have become a must for today's sub-32 nm technology nodes. Currently, there are two leading DPL technologies: self-aligned double patterning (SADP) and litho-etch-litho-etch (LELE). Among them, SADP has the significant advantage over LELE in its ability to avoid overlay, making it the likely DPL candidate for the next technology node of 14 nm. In any DPL technology, layout decomposition is the key problem. While the layout decomposition problem for LELE has been well studied in the literature, only a few attempts have been made to address the SADP layout decomposition problem. In this paper, we present a polynomial time exact (optimal) algorithm to determine if a given layout has SADP decompositions that do not have any overlay at specified critical edges. The previous approaches tried to minimize the total overlay of a given layout, which may be a problematic objective. Furthermore, all previous exact algorithms were computationally expensive exponential time algorithms based on SAT or ILP. Other previous algorithms for the problem were heuristics without having any guarantee that an overlay-free solution can be found even if one exists.
참고문헌 (21)
Proc SPIE Apf pitch-halving for 22 nm logic cells using gridded design rules smayling 2008 6925 69251e-1
Proc SPIE Demonstration of 32 nm half-pitch electrical testable nand flash patterns using self-aligned double patterning sun 2009 7274 72740d-1
Proc SPIE Full-area pattern decomposition of self-aligned double patterning for 30 nm node nand flash process chang 2010 7637 76371n-1
Proc SPIE Np-completeness result for positive line-by-fill SADP process li 2010 7823 78233p-1
Proc SPIE Layout decomposition of self-aligned double patterning for 2-D random logic patterning ban 2011 7974 79740l-1
Aspvall, B., Plass, M.F., Tarjan, R.E..
A linear-time algorithm for testing the truth of certain quantified boolean formulas.
Information processing letters,
vol.8,
no.3,
121-123.
Proc SPIE Decomposition strategies for self-aligned double patterning ma 2010 7641 76410t-1
Kun Yuan, Jae-Seok Yang, Pan, D.Z..
Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization.
IEEE transactions on computer-aided design of integrated circuits and systems : a publication of the IEEE Circuits and Systems Society,
vol.29,
no.2,
185-196.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.