최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기Microelectronics reliability, v.55 no.1, 2015년, pp.31 - 37
Chien, Nguyen Dang (Department of Electrical Engineering, National Chi Nan University, Nantou 54561, Taiwan) , Shih, Chun-Hsing (Department of Electrical Engineering, National Chi Nan University, Nantou 54561, Taiwan)
Abstract For serving as ideal switching devices in future energy-efficient applications, scaling down the channel lengths of tunnel-field effect transistors (TFETs) is essential to follow the pace of Si-based CMOS technologies. This work elucidates the short-channel mechanisms and the role of the d...
IEEE Electron Device Lett Zhang 27 297 2006 10.1109/LED.2006.871855 Low-subthreshold swing tunnel transistors
IEEE Electron Device Lett Choi 28 743 2007 10.1109/LED.2007.901273 Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec
Proc IEEE Nikonov 101 2498 2013 10.1109/JPROC.2013.2252317 Overview of beyond-CMOS devices and a uniform methodology for their benchmarking
Nature Ionescu 479 329 2011 10.1038/nature10679 Tunnel field-effect transistors as energy-efficient electronic switches
Proc IEEE Seabaugh 98 2095 2010 10.1109/JPROC.2010.2070470 Low voltage tunnel transistors for beyond CMOS logic
International Technology Roadmap for Semiconductor; 2013.
Solid-State Electron Boucart 51 1500 2007 10.1016/j.sse.2007.09.014 Length scaling of the double gate tunnel FET with a high-k gate dielectric
Jpn J Appl Phys Bhuwalka 43 4073 2004 10.1143/JJAP.43.4073 Performance enhancement of vertical tunnel field-effect transistor with SiGe in the δp+ layer
Solid-State Electron Wang 48 2281 2004 10.1016/j.sse.2004.04.006 Complementary tunneling transistor for low power application
Dev Res Conf Khatami 197 2009 Scaling analysis of graphene nanoribbon tunnel-FETs
IEEE Trans Electron Dev Bardon 57 827 2010 10.1109/TED.2010.2040661 Pseudo-two-dimensional model for double-gate tunnel FETs considering the junctions depletion regions
IEEE Trans Electron Dev Choi 57 2317 2010 10.1109/TED.2010.2052167 Hetero-gate-dielectric tunneling field-effect transistors
Appl Phys Lett Toh 90 263507 2007 10.1063/1.2748366 Device physics and design of double-gate tunneling field-effect transistor by silicon film thickness optimization
IEEE Trans Electron Dev Liu 59 902 2012 10.1109/TED.2012.2183875 Scaling length theory of double-gate interband tunnel field-effect transistors
IEEE Electron Device Lett Shih 32 1498 2011 10.1109/LED.2011.2164512 Sub-10-nm tunnel field-effect transistor with graded Si/Ge heterojunction
J Appl Phys Shih 113 134507 2013 10.1063/1.4795777 Physical operation and device design of short-channel tunnel field-effect transistors with graded silicon-germanium heterojunctions
Synopsys MEDICI User’s Manual 2010 Synopsys Inc.
Appl Phys Lett Verhulst 91 053102 2007 10.1063/1.2757593 Tunnel field-effect transistor without gate-drain overlap
J Appl Phys Toh 103 104504 2008 10.1063/1.2924413 Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high performance applications
IEDM Tech Dig Krishnamohan 1 2008 Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <60mV/dec subthreshold slope
IEEE Trans Electron Dev Nayfeh 56 2264 2009 10.1109/TED.2009.2028055 Strained-Si1?xGex/Si band-to-band tunneling transistors: Impact of tunnel junction germanium composition and doping concentration on switching behavior
J Appl Phys Kane 31 83 1961 10.1063/1.1735965 Theory of tunneling
IEEE Trans Electron Dev Kao 59 292 2012 10.1109/TED.2011.2175228 Direct and indirect band-to-band tunneling in germanium-based TFETs
Proc Int Symp Next-Generation Electron Chien 67 2013 Proper determination of tunnel model parameters for indirect band-to-band tunneling in compressively strained Si1?xGex TFETs
Proc Int Conf IC Des Technol Chien 73 2013 Quantum confinement effect in strained-Si1?xGex double-gate tunnel field-effect transistors
Semicond Sci Technol Duenas 19 1 2004 10.1088/0268-1242/19/9/013 The electrical-interface quality of as-grown atomic-layer-deposited disordered HfO2 on p- and n-type silicon
Appl Phys Lett Chowdhury 85 3289 2004 10.1063/1.1805708 Charge trapping and interface characteristics of thermally evaporated HfO2
Solid-State Electron Vandooren 83 50 2013 10.1016/j.sse.2013.01.026 Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction tunnel-FETs
IEEE Electron Device Lett Huang 31 779 2010 10.1109/LED.2010.2050456 Effect of interface traps and oxide charge on drain current degradation in tunneling field-effect transistors
IEEE Electron Device Lett Beneventi 34 1557 2013 10.1109/LED.2013.2284290 Can interface traps suppress TFET ambipolarity?
IEDM Tech Dig Taur 789 1998 25nm CMOS design considerations
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.