$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Short-channel effect and device design of extremely scaled tunnel field-effect transistors

Microelectronics reliability, v.55 no.1, 2015년, pp.31 - 37  

Chien, Nguyen Dang (Department of Electrical Engineering, National Chi Nan University, Nantou 54561, Taiwan) ,  Shih, Chun-Hsing (Department of Electrical Engineering, National Chi Nan University, Nantou 54561, Taiwan)

Abstract AI-Helper 아이콘AI-Helper

Abstract For serving as ideal switching devices in future energy-efficient applications, scaling down the channel lengths of tunnel-field effect transistors (TFETs) is essential to follow the pace of Si-based CMOS technologies. This work elucidates the short-channel mechanisms and the role of the d...

주제어

참고문헌 (32)

  1. IEEE Electron Device Lett Zhang 27 297 2006 10.1109/LED.2006.871855 Low-subthreshold swing tunnel transistors 

  2. IEEE Electron Device Lett Choi 28 743 2007 10.1109/LED.2007.901273 Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec 

  3. 10.1109/ASPDAC.2010.5419897 Singh J, Ramakrishnan K, Mookerjea S, Datta S, Vijaykrishnan N, Pradhan D. A novel Si-Tunnel FET based SRAM design for ultra-low-power 0.3V VDD applications. In: Proceedings of 15th Asia and South Pacific Design Automation Conference; 2010. p. 181-6. 

  4. Proc IEEE Nikonov 101 2498 2013 10.1109/JPROC.2013.2252317 Overview of beyond-CMOS devices and a uniform methodology for their benchmarking 

  5. Nature Ionescu 479 329 2011 10.1038/nature10679 Tunnel field-effect transistors as energy-efficient electronic switches 

  6. Proc IEEE Seabaugh 98 2095 2010 10.1109/JPROC.2010.2070470 Low voltage tunnel transistors for beyond CMOS logic 

  7. International Technology Roadmap for Semiconductor; 2013. 

  8. Solid-State Electron Boucart 51 1500 2007 10.1016/j.sse.2007.09.014 Length scaling of the double gate tunnel FET with a high-k gate dielectric 

  9. Jpn J Appl Phys Bhuwalka 43 4073 2004 10.1143/JJAP.43.4073 Performance enhancement of vertical tunnel field-effect transistor with SiGe in the δp+ layer 

  10. Solid-State Electron Wang 48 2281 2004 10.1016/j.sse.2004.04.006 Complementary tunneling transistor for low power application 

  11. Dev Res Conf Khatami 197 2009 Scaling analysis of graphene nanoribbon tunnel-FETs 

  12. IEEE Trans Electron Dev Bardon 57 827 2010 10.1109/TED.2010.2040661 Pseudo-two-dimensional model for double-gate tunnel FETs considering the junctions depletion regions 

  13. IEEE Trans Electron Dev Choi 57 2317 2010 10.1109/TED.2010.2052167 Hetero-gate-dielectric tunneling field-effect transistors 

  14. Appl Phys Lett Toh 90 263507 2007 10.1063/1.2748366 Device physics and design of double-gate tunneling field-effect transistor by silicon film thickness optimization 

  15. IEEE Trans Electron Dev Liu 59 902 2012 10.1109/TED.2012.2183875 Scaling length theory of double-gate interband tunnel field-effect transistors 

  16. IEEE Electron Device Lett Shih 32 1498 2011 10.1109/LED.2011.2164512 Sub-10-nm tunnel field-effect transistor with graded Si/Ge heterojunction 

  17. J Appl Phys Shih 113 134507 2013 10.1063/1.4795777 Physical operation and device design of short-channel tunnel field-effect transistors with graded silicon-germanium heterojunctions 

  18. Synopsys MEDICI User’s Manual 2010 Synopsys Inc. 

  19. Appl Phys Lett Verhulst 91 053102 2007 10.1063/1.2757593 Tunnel field-effect transistor without gate-drain overlap 

  20. J Appl Phys Toh 103 104504 2008 10.1063/1.2924413 Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high performance applications 

  21. IEDM Tech Dig Krishnamohan 1 2008 Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <60mV/dec subthreshold slope 

  22. IEEE Trans Electron Dev Nayfeh 56 2264 2009 10.1109/TED.2009.2028055 Strained-Si1?xGex/Si band-to-band tunneling transistors: Impact of tunnel junction germanium composition and doping concentration on switching behavior 

  23. J Appl Phys Kane 31 83 1961 10.1063/1.1735965 Theory of tunneling 

  24. IEEE Trans Electron Dev Kao 59 292 2012 10.1109/TED.2011.2175228 Direct and indirect band-to-band tunneling in germanium-based TFETs 

  25. Proc Int Symp Next-Generation Electron Chien 67 2013 Proper determination of tunnel model parameters for indirect band-to-band tunneling in compressively strained Si1?xGex TFETs 

  26. Proc Int Conf IC Des Technol Chien 73 2013 Quantum confinement effect in strained-Si1?xGex double-gate tunnel field-effect transistors 

  27. Semicond Sci Technol Duenas 19 1 2004 10.1088/0268-1242/19/9/013 The electrical-interface quality of as-grown atomic-layer-deposited disordered HfO2 on p- and n-type silicon 

  28. Appl Phys Lett Chowdhury 85 3289 2004 10.1063/1.1805708 Charge trapping and interface characteristics of thermally evaporated HfO2 

  29. Solid-State Electron Vandooren 83 50 2013 10.1016/j.sse.2013.01.026 Analysis of trap-assisted tunneling in vertical Si homo-junction and SiGe hetero-junction tunnel-FETs 

  30. IEEE Electron Device Lett Huang 31 779 2010 10.1109/LED.2010.2050456 Effect of interface traps and oxide charge on drain current degradation in tunneling field-effect transistors 

  31. IEEE Electron Device Lett Beneventi 34 1557 2013 10.1109/LED.2013.2284290 Can interface traps suppress TFET ambipolarity? 

  32. IEDM Tech Dig Taur 789 1998 25nm CMOS design considerations 

관련 콘텐츠

저작권 관리 안내
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로